Loading...
Search for: digital-architecture
0.007 seconds

    A compact 8-bit AES crypto-processor

    , Article 2nd International Conference on Computer and Network Technology, ICCNT 2010, 232010 through 25 April 2010 ; April , 2010 , Pages 71-75 ; 9780769540429 (ISBN) Haghighizadeh, F ; Attarzadeh, H ; Sharifkhani, M ; Sharif University of Technology
    2010
    Abstract
    Advance Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In this paper, we propose a compact 8-bit AES crypto-processor for area constrained and low power applications where both encryption and decryption is needed. The cycle count of the design is the least among previously reported 8-bit AES architectures and the throughput is 203 Mbps. The AES core consumes 5.6k gates in 0.18 μm standard-cell CMOS technology. The power consumption of the core is 49 μW/MHz at 128 MHz which is the minimum power reported thus far  

    Analysis of quantization effects on performance of hierarchical cooperation schemes in ad-hoc wireless networks

    , Article Proceedings - Conference on Local Computer Networks, LCN ; 2011 , Pages 171-174 ; 9781612849287 (ISBN) Shariatpanahi, S. P ; Khalaj, B. H ; Sharif University of Technology
    Abstract
    In this paper, we analyze the role of the number of quantization bits on the third phase of the hierarchical cooperation scheme proposed by Ozgur et al. in 2007. The hierarchical cooperation scheme has a digital architecture and requires quantization of MIMO (Multiple-Input Multiple-Output) observations in the third phase. The choice of the number of quantization bits Q has direct effect on the pre-constant factor of the network throughput. By increasing the number of quantization bits, the MIMO capacity in the second phase increases at the expense of higher computational complexity of the third phase. We investigate such trade-off and show that there is an optimum number of quantization... 

    Hardware-algorithm co-design of a compressed fuzzy active learning method

    , Article IEEE Transactions on Circuits and Systems I: Regular Papers ; Volume 67, Issue 12 , July , 2020 , Pages 4932-4945 Jokar, E ; Klidbary, S. H ; Abolfathi, H ; Shouraki, S. B ; Zand, R ; Ahmadi, A ; Sharif University of Technology
    Institute of Electrical and Electronics Engineers Inc  2020
    Abstract
    Active learning method (ALM) is a powerful fuzzy-based soft computing methodology suitable for various applications such as function modeling, control systems, clustering and classification. Despite considerable advantages, the main computational engine of ALM, ink drop spread (IDS), is memory-intensive, which imposes significant area overheads in the hardware realization of the ALM for real-time applications. In this paper, we propose a compressed model for ALM which greatly alleviates the storage limitations. The proposed approach employs a distinct inference algorithm, enabling a significant reduction in memory utilization from O(N2) to O(2N) for a multi-input single-output (MISO) system.... 

    A novel pipeline architecture of replacing ink drop spread

    , Article Proceedings - 2010 2nd World Congress on Nature and Biologically Inspired Computing, NaBIC 2010, 15 December 2010 through 17 December 2010, Kitakyushu ; 2010 , Pages 127-133 ; 9781424473762 (ISBN) Firouzi, M ; Bagheri Shouraki, S ; Tabandeh, M ; Mousavi, H. R ; Sharif University of Technology
    2010
    Abstract
    Human Brain is one of the most wonderful and complex systems which is designed for ever; A huge complex network composed of neurons as tiny biological and chemical processors which are distributed and work together as a super parallel system to do control and vital activities of human body. Brain learning simulation and hardware implementation is one of the most interesting research areas in order to make artificial brain. One of the researches in this area is Active Learning Method in brief ALM. ALM is an adaptive recursive fuzzy learning algorithm based on brain functionality and specification which models a complex Multi Input Multi Output System as a fuzzy combination of Single Input...