Loading...
Search for:
dynamic-instruction-scheduling
0.009 seconds
Lazy instruction scheduling: Keeping performance, reducing power
, Article ISLPED'08: 13th ACM/IEEE International Symposium on Low Power Electronics and Design, Bangalore, 11 August 2008 through 13 August 2008 ; 2008 , Pages 375-380 ; 15334678 (ISSN); 9781605581095 (ISBN) ; Taghizadeh, M ; Jahangir, A. H ; Sharif University of Technology
2008
Abstract
An important approach to reduce power dissipation is reducing the number of instructions executed by the processor. To achieve this goal, this paper introduces a novel instruction scheduling algorithm that executes an instruction only when its result is required by another instruction. In this manner, it not only does not execute useless instructions, but also reduces the number of instructions executed after a mispredicted branch. The cost of the extra hardware is 161 bytes for 128 instruction window size. Measurements done using SPEC CPU 2000 benchmarks show that the average number of executed instructions is reduced by 13.5% while the average IPC is not affected. Copyright 2008 ACM