Loading...
Search for: fault-tolerant-structures
0.006 seconds

    FPGA-based reconfigurable control for fault-tolerant back-to-back converter without redundancy

    , Article IEEE Transactions on Industrial Electronics ; Volume 60, Issue 8 , May , 2013 , Pages 3360-3371 ; 02780046 (ISSN) Shahbazi, M ; Poure, P ; Saadate, S ; Zolghadri, M. R ; Sharif University of Technology
    2013
    Abstract
    In this paper, an FPGA-based fault-tolerant back-to-back converter without redundancy is studied. Before fault occurrence, the fault-tolerant converter operates like a conventional back-to-back six-leg converter, and after the fault, it becomes a five-leg converter. Design, implementation, and experimental verification of an FPGA-based reconfigurable control strategy for this converter are discussed. This reconfigurable control strategy allows the continuous operation of the converter with minimum affection from a fault in one of the semiconductor switches. A very fast detection scheme is used to detect and locate the fault. Implementation of the fault detection and of the fully digital... 

    FPGA-based fault tolerant scheme with reduced extra-sensor number for WECS with DFIG

    , Article Proceedings - ISIE 2011: 2011 IEEE International Symposium on Industrial Electronics, 27 June 2011 through 30 June 2011 ; 2011 , Pages 1595-1601 ; 9781424493128 (ISBN) Shahbazi, M ; Gaillard, A ; Poure, P ; Zolghadri, M. R ; Sharif University of Technology
    2011
    Abstract
    Fast fault detection and converter reconfiguration is necessary for fault tolerant doubly fed induction generator (DFIG) in wind energy conversion systems (WECS) to prevent further damage and to make possible the continuity of service. Extra sensors are needed in order to detect the faults rapidly. In this paper, a very fast FPGA-based fault detection scheme is presented that minimizes the number of additional voltage sensors. A fault tolerant converter topology for this application is studied. Control and fault detection system are implemented on a single FPGA and Hardware in the Loop experiments are performed to evaluate the proposed detection scheme, the digital controller and the fault...