Loading...
Search for: faulty-condition
0.003 seconds

    A new fault tolerant scheme for cascaded H-Bridge multilevel converter

    , Article 2013 3rd International Conference on Electric Power and Energy Conversion Systems, EPECS 2013 ; 2013 ; 9781479906888 (ISBN) Ouni, S ; Noroozi, N ; Shahbazi, M ; Zolghadri, M ; Oraee, H ; Sharif University of Technology
    2013
    Abstract
    Multilevel converters are mainly used in high power applications (usually more than a few hundred kW). It is therefore important that they can continue working under faulty condition. In this paper, a new method is proposed to improve performance of CHB inverter under faulty condition. The proposed method will be compared with existing methods in term of voltage availability. The converter is simulated in Simulink and the results are provided. These results confirm the effectiveness of the proposed scheme, and are in accordance with the theoretical results  

    Improvement of post-fault performance of a cascaded h-bridge multilevel inverter

    , Article IEEE Transactions on Industrial Electronics ; Volume 64, Issue 4 , 2017 , Pages 2779-2788 ; 02780046 (ISSN) Ouni, S ; Zolghadri, M. R ; Khodabandeh, M ; Shahbazi, M ; Rodríguez, J ; Oraee, H ; Lezana, P ; Schmeisser, A. U ; Sharif University of Technology
    Institute of Electrical and Electronics Engineers Inc  2017
    Abstract
    This paper is focused on improving the post-fault performance of cascaded H-bridge multilevel inverters by decreasing the common-mode voltage. First, an algorithm is proposed to determine the optimal post-fault state among all possible states, which have the same maximum available voltage. Furthermore, a modified technique is proposed to calculate the references of inverter phase voltages under faulty conditions. This technique leads to a decrease in the common-mode voltage when the required output voltage is less than its maximum value. These solutions are mutually employed in the post-fault control system. Simulation and experimental results confirm the effectiveness of the proposed... 

    A fault-tolerant strategy for three-phase dual active bridge converter

    , Article 10th International Power Electronics, Drive Systems and Technologies Conference, PEDSTC 2019, 12 February 2019 through 14 February 2019 ; 2019 , Pages 253-258 ; 9781538692547 (ISBN) Davoodi, A ; Noroozi, N ; Zolghadri, M. R ; Sharif University of Technology
    Institute of Electrical and Electronics Engineers Inc  2019
    Abstract
    Due to several advantages, three-phase Dual Active Bridge (DAB) converter is widely used in numerous applications nowadays. On the other hand, this converter is very vulnerable to Transistor Open-Circuit Fault (TOCF). Therefore, a fault-tolerant (FT) scheme has been proposed in this paper to solve the problem. First, normal and faulty conditions are investigated, and according to the results, a fault-diagnosis (FD) approach is introduced. Using the outcomes of FD unit, a new post-fault strategy is proposed for the converter. The FD method is based on the DC component of transformer phase currents, and the basis of FT technique is shedding the faulty phase. Some benefits of the proposed... 

    A new fault tolerant method for cascaded h-bridge inverters based on peak reduction post-fault control method

    , Article 10th International Power Electronics, Drive Systems and Technologies Conference, PEDSTC 2019, 12 February 2019 through 14 February 2019 ; Pages 671-676 , 2019 ; 9781538692547 (ISBN) Babaloo, R ; Fathi, M ; Afjei, E ; Siadatan, A ; Sharif University of Technology
    Institute of Electrical and Electronics Engineers Inc  2019
    Abstract
    In This paper, a new post-fault control method for symmetric cascaded H-bridge multilevel inverters (CHB-MLIs) is proposed with the aim of the development of CHB-MLIs performance under faulty conditions due to decrease in common mode voltage (CMV). In other words, this technique addresses the exclusive process to select the optimal post-fault state among all available states possess the same amplitude of the output line to line voltages. As a result, this process leads to provide computed phase voltages references to apply to PWM block. Hence, this technique leads to decrease the common mode voltage and eliminate it under some desired output line-line voltages. Finally, the feasibility of... 

    A sensor fault tolerant drive for interior permanent-magnet synchronous motors

    , Article 2008 IEEE 2nd International Power and Energy Conference, PECon 2008, Johor Baharu, 1 December 2008 through 3 December 2008 ; January , 2008 , Pages 283-288 ; 9781424424054 (ISBN) Tahami, F ; Nademi, H ; Rezaei, M ; Sharif University of Technology
    2008
    Abstract
    The study reported in this paper deals with the problem of developing a controller with tolerance to current sensor faults. To achieve this goal, two control strategies are considered. In the first method, field oriented control and a developed observer are used in case of no fault. The second approach is concerned with fault tolerant strategy based on an observer for faulty conditions. Current sensors failures are detected and the current will be estimated successfully in order to allow continuous operation of the vector control. Based on the motor model, currents can be estimated using a nonlinear observer. A decoupling current vector control strategy is developed to ensure high...