Loading...
Search for:
lookups
0.009 seconds
Total 26 records
A high performance parallel IP lookup technique based on multiprocessor organization and CREW PRAM
, Article 2nd Asia International Conference on Modelling and Simulation, AMS 2008, Kuala Lumpur, 13 May 2008 through 15 May 2008 ; 2008 , Pages 89-94 ; 9780769531366 (ISBN) ; Amiri, A ; Fathy, M ; Sharif University of Technology
2008
Abstract
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traffic and migration to IPv6 addresses. The IP routing lookup involves computation of the Longest Prefix Matching for which existing solutions, such as BSD Radix Tries, scale poorly when traffic in the router increases or when employed for IPv6 address lookups. In this paper, we describe a CREW PRAM multiprocessor organization lookup that uses P processor for solving LPM problem. By this technique P-1 IP addresses can be looked up simultaneously thus the performance of processors increase in linear manner. First we categorize all prefixes in some groups based on their first two bytes...
Domino temporal data prefetcher
, Article Proceedings - International Symposium on High-Performance Computer Architecture ; Volume 2018-February , 2018 , Pages 131-142 ; 15300897 (ISSN); 9781538636596 (ISBN) ; Lotfi Kamran, P ; Sarbazi Azad, H ; Bitmain; DeePhi; et al.; Huawei; IBM; Intel ; Sharif University of Technology
IEEE Computer Society
2018
Abstract
Big-data server applications frequently encounter data misses, and hence, lose significant performance potential. One way to reduce the number of data misses or their effect is data prefetching. As data accesses have high temporal correlations, temporal prefetching techniques are promising for them. While state-of-the-art temporal prefetching techniques are effective at reducing the number of data misses, we observe that there is a significant gap between what they offer and the opportunity. This work aims to improve the effectiveness of temporal prefetching techniques. We identify the lookup mechanism of existing temporal prefetchers responsible for the large gap between what they offer and...
Helia: Heterogeneous interconnect for low resolution cache access in snoop-based chip multiprocessors
, Article 28th IEEE International Conference on Computer Design, ICCD 2010, Amsterdam, 3 October 2010 through 6 October 2010 ; 2010 , Pages 84-91 ; 10636404 (ISSN) ; 9781424489350 (ISBN) ; Shahidi, N ; Baniasad, A ; Sharif University of Technology
2010
Abstract
In this work we introduce Heterogeneous Interconnect for Low Resolution Cache Access (Helia). Helia improves energy efficiency in snoop-based chip multiprocessors as it eliminates unnecessary activities in both interconnect and cache. This is achieved by using innovative snoop filtering mechanisms coupled with wire management techniques. Our optimizations rely on the observation that a high percentage of cache mismatches could be detected by utilizing a small subset but highly informative portion of the tag bits. Helia relies on the snoop controller to detect possible remote tag mismatches prior to tag array lookup. Power is reduced as a) our wire management techniques permit slow...
FFT-based fast Reed-Solomon codes with arbitrary block lengths and rates
, Article IEE Proceedings: Communications ; Volume 152, Issue 2 , 2005 , Pages 151-156 ; 13502425 (ISSN) ; Marvasti, F ; Sharif University of Technology
2005
Abstract
By puncturing the Reed-Solomon codes with the block lengths of 2 m, it is possible to design systematic and nonsystematic codes with arbitrary block lengths and rates that can be decoded using FFT. Because the Reed-Solomon (RS) codes are maximum distance separable (MDS), the resultant codes keep this property as well. The codes are constructed over prime fields as opposed to the conventional practice of extension fields, and hence additions and multiplications are simple mod operations and there is no need to use polynomials and look-up tables. © IEE, 2005
Observer design for a nano-positioning system using neural, fuzzy and ANFIS networks
, Article Mechatronics ; Volume 59 , 2019 , Pages 10-24 ; 09574158 (ISSN) ; Nejat Pishkenari, H ; Salarieh, H ; Sharif University of Technology
Elsevier Ltd
2019
Abstract
This paper focuses on the observer design for a 2D nano-positioner. In order to position the stage with a desired accuracy, it is required to adjust the stage displacements with a closed-loop control system. Since displacement and velocity of the main stage are not measured directly in the designed nano-positioning system, some observers should be designed to estimate these state variables using data provided by measurable variables. To this end, three different observers were designed based on neural, fuzzy and adaptive neuro fuzzy inference system (ANFIS) networks. With the purpose of obtaining data for training the observer model, a reference model is required. For this reason, the...
Design and Implementation of Hardware Accelerator for Domain Name Service
, M.Sc. Thesis Sharif University of Technology ; Jahangir, Amir Hossein (Supervisor)
Abstract
In this project we have designed & implemented a hardware accelerator for domain name service. This hardware accelerator is compatible with existing designs and it could be used standalone as an authoritative DNS server or a hardware accelerator in series of an existing DNS server facility. Two goals, are achieved in this thesis: increasing total DNS throughput and decreasing its response time.In this project, we have surveyed about domain name service, its scientific measurements, theory of caching and its effectiveness, name lookup methods and finally some of the similar designs. Domain name lookup in memory is one of the most challenging operations in every DNS server. We have researched...
Towards dark silicon era in FPGAs using complementary hard logic design
, Article Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014 ; Sept , 2014 , pp. 1 - 6 ; ISBN: 9783000446450 ; Khaleghi, B ; Ebrahimi, Z ; Asadi, H ; Tahoori, M. B ; Sharif University of Technology
Abstract
While the transistor density continues to grow exponentially in Field-Programmable Gate Arrays (FPGAs), the increased leakage current of CMOS transistors act as a power wall for the aggressive integration of transistors in a single die. One recently trend to alleviate the power wall in FPGAs is to turn off inactive regions of the silicon die, referred to as dark silicon. This paper presents a reconfigurable architecture to enable effective fine-grained power gating of unused Logic Blocks (LBs) in FPGAs. In the proposed architecture, the traditional soft logic is replaced with Mega Cells (MCs), each consists of a set of complementary Generic Reconfigurable Hard Logic (GRHL) and a conventional...
Using partial tag comparison in low-power snoop-based chip multiprocessors
, Article Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 19 June 2010 through 23 June 2010 ; Volume 6161 LNCS , June , 2012 , Pages 211-221 ; 03029743 (ISSN) ; 9783642243219 (ISBN) ; Shahidi, N ; Baniasadi, A ; Sharif University of Technology
Abstract
In this work we introduce power optimizations relying on partial tag comparison (PTC) in snoop-based chip multiprocessors. Our optimizations rely on the observation that detecting tag mismatches in a snoop-based chip multiprocessor does not require aggressively processing the entire tag. In fact, a high percentage of cache mismatches could be detected by utilizing a small subset but highly informative portion of the tag bits. Based on this, we introduce a source-based snoop filtering mechanism referred to as S-PTC. In S-PTC possible remote tag mismatches are detected prior to sending the request. We reduce power as S-PTC prevents sending unnecessary snoops and avoids unessential tag lookups...
An efficient reconfigurable architecture by characterizing most frequent logic functions
, Article 25th International Conference on Field Programmable Logic and Applications, FPL 2015, 2 September 2015 through 4 September 2015 ; Sept , 2015 , Page(s): 1 - 6 ; 9780993428005 (ISBN) ; Khaleghi, B ; Asadi, H ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
2015
Abstract
Generous flexibility of Look-Up Tables (LUTs) in implementing arbitrary functions comes with significant performance and area overheads compared with their Application-Specific Integrated Circuit (ASIC) equivalent. One approach to alleviate such overheads is to use less flexible logic elements capable to implement majority of logic functions. In this paper, we first investigate the most frequently used functions in standard benchmarks and then design a set of less-flexible but area-efficient logic cells, called Hard Logics (HL). Since higher input functions have diverse classes, we leverage Shannon decomposition to break them into smaller ones to either reduce the HL design space complexity...
Stabilizing a DG-fed islanded system through load shedding on the basis of the rate of change of frequency and voltage drop
, Article International Transactions on Electrical Energy Systems ; Volume 25, Issue 10 , June , 2015 , Pages 1976-1991 ; 20507038 (ISSN) ; Reza Alikhani, H. R ; Mortazavi, S. M ; Sharif University of Technology
John Wiley and Sons Ltd
2015
Abstract
The islanding of a distributed generation (DG)-fed distribution system generally results in frequency drop, which means less power is generated than it is needed. The only way of dealing with this problem is shedding loads as the system cannot generate any more electricity. Load shedding is intended to restore balance between generated and consumed power. This paper proposes a new method for load shedding based on the rate of change of frequency (RoCoF) at the first step and on voltage drop at subsequent steps. For this purpose, three lookup tables were created in order to prioritize loads to be shed according to the willingness of subscribers to pay and the RoCoF. The strength of the...
Near-optimal trajectories to manage landing sequence in the vicinity of controlled aerodromes
, Article Journal of Aircraft ; Volume 47, Issue 1 , 2010 , Pages 129-140 ; 00218669 (ISSN) ; Nabavi, S. Y ; Sharif University of Technology
Abstract
A comprehensive approach is proposed to manage landing sequences and their associated trajectories for an arbitrary number of aircraft in the vicinity of a controlled aerodrome. The current approach, similar to that of "first come, first served," could consider different types of priorities as well as emergencies. The approach is especially useful to combine unstructured free-flight trajectories with structured ones during the approach phase of the flight A comprehensive cost function considers the relative size of all aircraft together with their relative speeds and flight directions. This helps optimize the amount of fuel consumption while respecting separation minima. Resulting...
Stress-aware routing to mitigate aging effects in SRAM-based FPGAs
, Article 26th International Conference on Field-Programmable Logic and Applications, FPL 2016, 29 August 2016 through 2 September 2016 ; 2016 ; 9782839918442 (ISBN) ; Omidi, B ; Amrouch, H ; Henkel, J ; Asadi, H ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
2016
Abstract
Continuous shrinking of transistor size to provide high computation capability along with low power consumption has been accompanied by reliability degradations due to e.g., aging phenomenon. In this regard, with huge number of configuration bits, Field-Programmable Gate Arrays (FPGAs) are more susceptible to aging since aging not only degrades the performance, it may additionally result in corrupting the configuration cells and thus causing permanent circuit malfunctioning. While several works have investigated the aging effects in Look-Up Tables (LUTs), the routing fabric of these devices is seldom studied - even though it contributes to the majority of FPGAs' resources and configuration...
A low-latency QRD-RLS architecture for high-throughput adaptive applications
, Article IEEE Transactions on Circuits and Systems II: Express Briefs ; Volume 63, Issue 7 , 2016 , Pages 708-712 ; 15497747 (ISSN) ; Bagherzadeh, J ; Sharifkhani, M ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
Abstract
A novel architecture for QR decomposition-based recursive least squares is presented. It offers low latency for applications where the channel equalization and adaptive filtering are mandatory. This approach reduces the computations by rewriting the equations in a manner that lets intense hardware resource sharing by reusing similar values in different computations. Moreover, precision range conversion allows for combining complex operations such as root square and division with minimum effect on the overall quantization error. Hence, an efficient lookup table-based solution has highly enhanced the performance of the design by 2.7 times with respect to the previous works
A new brushless synchro with look-up table error compensation
, Article International Journal of Numerical Modelling: Electronic Networks, Devices and Fields ; Volume 29, Issue 4 , 2016 , Pages 577-591 ; 08943370 (ISSN) ; Kamali, A ; Damaki Aliabad, A ; Abedini, R ; Tajeddini, M. A ; Sharif University of Technology
John Wiley and Sons Ltd
2016
Abstract
In synchros and resolvers, brushes, and slip-rings produce a lot of noise in the output signal. Compared to encoders, the application of such position sensors in precision control systems is restricted because of their low accuracy. In this paper, a novel scheme of a brushless synchro is introduced. In this scheme, the primary and secondary windings are mounted on the stator, and the stator magnetic flux passes a certain path in the rotor with inducing voltage in the secondary winding. In this paper, a software method based on simple look-up table is used to enhance accuracy and reliability of the output signal of the proposed synchro. The operation principle of the brushless synchro is...
A new multi-machine control system based on direct torque control algorithm
, Article 7th Internatonal Conference on Power Electronics, ICPE'07, Daegu, 22 October 2007 through 26 October 2007 ; 2007 , Pages 1103-1108 ; 9781424418725 (ISBN) ; Alizadeh, A ; Sharif University of Technology
IEEE Computer Society
2007
Abstract
In this paper, a new and simple control method based on Direct Torque Control (DTC) of induction motors is proposed for a multi-machine system. Similar to a conventional DTC, the proposed method has two separate control loops. In the torque control loop, before selection of optimum voltage from the DTC look-up table, the system overall requirement is determined based on requirements of motors torque. Also, Switchable Master-Slave control is used in the flux control loop. The method, which is simulated for a two-parallel induction machine system, can be extended to a multi-machine system. Simulation results are also provided to investigate the performance of the proposed technique. © 2008...
Semantic partitioning of peer-to-peer search space
, Article Computer Communications ; Volume 32, Issue 4 , 2009 , Pages 619-633 ; 01403664 (ISSN) ; Habibi, J ; Livani, E ; Sharif University of Technology
2009
Abstract
Peer-to-peer (P2P) networks are beginning to form the infrastructure of future applications. Computers are organized in P2P overlay networks to facilitate search queries with reasonable cost. So, scalability is a major aim in design of P2P networks. In this paper, to obtain a high factor of scalability, we partition network search space using a consistent static shared upper ontology. We name our approach semantic partition tree (SPT). All resources and queries are annotated using the upper ontology and queries are semantically routed in the overlay network. Also, each node indexes addresses of other nodes that possess contents expressible by the concept it maintains. So, our approach can be...
Modeling of tail dynamic behavior and trajectory control of a fish-robot using fuzzy logic
, Article IEEE International Conference on Robotics and Biomimetics ; 2010 , pp. 885-890 ; ISBN: 9781424493173 ; Dehghani, M. R ; Alasty, A ; Sharif University of Technology
Abstract
To have a complete model of a thunniform Fish-Robot, models of both body and tail are required. The dynamic model of the body is developed according to the parameters of a thunniform Fish-Robot built in MIT University, while, as the main part of this paper, the dynamic model of the tail is developed using fuzzy logic. Using experimental data and table look-up scheme, a fuzzy black box is introduced that gives the value of thrust force generated for any value of the Fish-Robot's input parameters: frequency of tail oscillation, amplitude of tail oscillation and speed of the Fish-Robot. In the second part, a trajectory fuzzy controller is designed for the Fish-Robot. The output of trajectory...
VLSI interconnect issues in definitive and stochastic environments
, Article Microelectronics Journal ; Volume 46, Issue 5 , 2015 , Pages 351-361 ; 00262692 (ISSN) ; Sarvari, R ; Mazaheri Kouhan, M. H ; Shariati, Z ; Sharif University of Technology
Elsevier Ltd
2015
Abstract
Abstract A system designer needs to estimate the behavior of a system interconnection based on different patterns of switching which happen around an interconnect. Two different scenarios are supposed to estimate the effect of interconnect issues on system performance. First, based on a normalization technique for decreasing the number of a transfer function variables, a definitive environment for one interconnect is considered and an optimized look-up-table for the wire time delay is generated. Using some sampling methods, fast accessible look-up-tables are proposed for CAD tools in very simple and small one. A 4×4×4 table for the wire delay is introduced which results in very fast...
Modeling of tail dynamic behavior and trajectory control of a fish-robot using fuzzy logic
, Article 2010 IEEE International Conference on Robotics and Biomimetics, ROBIO 2010, 14 December 2010 through 18 December 2010 ; 2010 , Pages 885-890 ; 9781424493173 (ISBN) ; Dehghani, M. R ; Alasty, A ; Sharif University of Technology
Abstract
To have a complete model of a thunniform Fish-Robot, models of both body and tail are required. The dynamic model of the body is developed according to the parameters of a thunniform Fish-Robot built in MIT University, while, as the main part of this paper, the dynamic model of the tail is developed using fuzzy logic. Using experimental data and table look-up scheme, a fuzzy black box is introduced that gives the value of thrust force generated for any value of the Fish-Robot's input parameters: frequency of tail oscillation, amplitude of tail oscillation and speed of the Fish-Robot. In the second part, a trajectory fuzzy controller is designed for the Fish-Robot. The output of trajectory...
The effect of soot nano-particles injection on two-phase smoke aerosol formation in a kerosene-fired burner
, Article 54th AIAA Aerospace Sciences Meeting, 2016, 4 January 2016 through 8 January 2016 ; 2016 ; 9781624103933 (ISBN) ; Ghafourizadeh, M ; Schneider, G. E
American Institute of Aeronautics and Astronautics Inc, AIAA
Abstract
Feeding a laboratory furnace with the gaseous kerosene, the resulting two-phase turbulent flame is simulated to study the effects of injecting soot nano-particles into the inflow air on the emissions of smoke aerosol, CO, and CO2species pollutants, and the resulting radiation heat transfer. We use our past experiences in aerosol modeling of soot nano/micro particles in turbulent nonpremixed flames burning simple hydrocarbon fuels and extend them to study the effects of injecting gaseous kerosene on the aforementioned parameters. To model the evolutionary process of soot nanoparticle formation, i.e., the nucleation, coagulation, surface growth, and oxidation, we employ a two-equation soot...