Loading...
Search for: non-adiabatic
0.007 seconds

    Improving the energy efficiency of reversible logic circuits by the combined use of adiabatic styles

    , Article Integration, the VLSI Journal ; Volume 44, Issue 1 , January , 2011 , Pages 12-21 ; 01679260 (ISSN) Khatir, M ; Ejlali, A ; Moradi, A ; Sharif University of Technology
    2011
    Abstract
    One of the most prominent issues in fully adiabatic circuits is the breaking reversibility problem; i.e., non-adiabatic energy dissipation in the last stage adiabatic gates whose outputs are connected to external circuits. In this paper, we show that the breaking reversibility problem can result in significant energy dissipation. Subsequently, we propose an efficient technique to address the breaking reversibility problem, which is applicable to the usual fully adiabatic logic such as 2LAL, SCRL, and RERL. Detailed SPICE simulations are used to evaluate the proposed technique. The experimental results show that the proposed technique can considerably reduce (e.g., about 74% for RERL, 35% for... 

    A body biasing method for charge recovery circuits: Improving the energy efficiency and DPA-immunity

    , Article Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010, 5 July 2010 through 7 July 2010 ; July , 2010 , Pages 195-200 ; 9780769540764 (ISBN) Khatir, M ; Ejlali, A ; Sharif University of Technology
    2010
    Abstract
    Charge recovery is a promising concept to design (cryptographic) VLSI circuits with low energy dissipation. However, unsatisfactory designs of proposed logic cells degrade its theoretical efficiency significantly both in its energy consumption and the resistance against differential power analysis attacks (DPA-attacks). Short circuit dissipation and non-adiabatic discharging of capacitance loads are the two major sources of this degradation which are addressed in this paper. In order to reduce these dissipation significantly, we manipulate threshold voltage of circuits transistors by body biasing. To evaluate the efficiency of our method we select a common charge recovery logic called 2N2N2P...