Loading...

Design and Implementation of a Run-time Adaptive NoC for Energy Reduction

Mamdouh, Pezhman | 2013

866 Viewed
  1. Type of Document: M.Sc. Thesis
  2. Language: Farsi
  3. Document No: 44821 (19)
  4. University: Sharif University of Technology
  5. Department: Computer Engineering
  6. Advisor(s): Hessabi, Shaahin
  7. Abstract:
  8. Network-on-Chip has been introduced as an effective and scalable communication infrastructure for multiprocessor systems. Nowadays, different applications with various traffic patterns and timing demands must be executed on these platforms. However, static NoCs only perform well for specific domain of applications. Therefore, for different applications, parameters of the system should be designed for the worst case scenario that is considered to be executed on it, or for each domain of application, a chip should be fabricated. The first solution leads to underutilization of system resources and the second one imposes cost of refabricating. Consequently, designers have offered different adaptive, programmable, and reconfigurable solutions. In this thesis, an adaptive and energy efficient approach will be introduced. This approach falls into the category of semi-dynamic approaches. We have exploited from System, Architecture, and circuit level techniques to introduce this energy efficient platform. This infrastructure consists of clusters whose communications are handled through global interconnect of reconfigurable switches. Configuration of switches changes during run-time based on an offline calculation. In addition, as there is a great difference between the frequency of switches and routers, voltage and frequency of these components can be scaled so that total dynamic power decreases. By doing so, we have decreased 81% of power consumption of switches. Finally, this platform is compared with some related works and the parameters of average packet latency, power consumption, and energy consumption for this platform are improved by 25%, 48%, and 61% compared to conventional NoC
  9. Keywords:
  10. Adaptive Network on-Chip ; Multiprocessor System ; Network-on-Chip (NOC)

 Digital Object List

 Bookmark

No TOC