Efficient mapping of applications for future chip-multiprocessors in dark silicon era

Hoveida, M ; Sharif University of Technology

524 Viewed
  1. Type of Document: Article
  2. DOI: 10.1145/3055202
  3. Abstract:
  4. The failure of Dennard scaling has led to the utilization wall that is the source of dark silicon and limits the percentage of a chip that can actively switch within a given power budget. To address this issue, a structure is needed to guarantee the limited power budget along with providing sufficient flexibility and performance for different applications with various communication requirements. In this article, we present a generalpurpose platform for future many-core Chip-Multiprocessors (CMPs) that benefits from the advantages of clustering, Network-on-Chip (NoC) resource sharing among cores, and power gating the unused components of clusters. We also propose two task mapping methods for the proposed platform in which active and dark cores are dispersed appropriately, so that an excess of power budget can be obtained. Our evaluations reveal that the first and second proposed mapping mechanisms respectively reduce the execution time by up to 28.6% and 39.2% and the NoC power consumption by up to 11.1% and 10%, and gain an excess power budget of up to 7.6% and 13.4% over the baseline architecture. © 2017 ACM
  5. Keywords:
  6. Chip-multiprocessors ; Dark silicon ; Budget control ; Mapping ; Multiprocessing systems ; Servers ; Silicon ; Base-line architecture ; Chip multiprocessor ; Dark silicons ; Mapping mechanism ; Network-on-chip(NoC) ; Phrases ; Resource sharing ; Utilization walls ; Network-on-chip
  7. Source: ACM Transactions on Design Automation of Electronic Systems ; Volume 22, Issue 4 , 2017 ; 10844309 (ISSN)
  8. URL: https://dl.acm.org/citation.cfm?doid=3097980.3055202