FPGA-based fault injection into synthesizable verilog HDL models

Shokrolah Shirazi, M ; Sharif University of Technology | 2008

196 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/SSIRI.2008.47
  3. Publisher: 2008
  4. Abstract:
  5. This paper presents an FPGA-based fault injection tool, called FITO that supports several synthesizable fault models for dependability analysis of digital systems modeled by Verilog HDL. Using the FITO, experiments can be performed in real-time with good controllability and observability. As a case study, an OpenRISC 1200 microprocessor was evaluated using an FPGA circuit. About 4000 permanent, transient, and SEU faults were injected into this microprocessor. The results show that the FITO tool is more than 79 times faster than a pure simulation-based fault injection with only 2.5% FPGA area overhead. © 2008 IEEE
  6. Keywords:
  7. Arsenic compounds ; Computer networks ; Reliability ; Fault-injection ; International conferences ; System integration ; Computer control systems
  8. Source: 2nd IEEE International Conference on Secure System Integration and Reliability Improvement, SSIRI 2008, Yokohama, 14 July 2008 through 17 July 2008 ; 2008 , Pages 143-149 ; 9780769532660 (ISBN)
  9. URL: https://ieeexplore.ieee.org/document/4579806