Error detection enhancement in COTS superscalar processors with performance monitoring features

Rajabzadeh, A ; Sharif University of Technology | 2004

43 Viewed
  1. Type of Document: Article
  2. DOI: 10.1023/B:JETT.0000042519.31454.1b
  3. Publisher: 2004
  4. Abstract:
  5. Increasing use of commercial off-the-shelf (COTS) superscalar processors in industrial, embedded, and real-time systems necessitates the development of error detection mechanisms for such systems. This paper presents an error detection scheme called Committed Instructions Counting (CIC) to increase error detection in such systems. The scheme uses internal Performance Monitoring features and an external watchdog processor (WDP). The Performance Monitoring features enable counting the number of committed instructions in a program. The scheme is experimentally evaluated on a 32-bit Pentium® processor using software implemented fault injection (SWIFI). A total of 8181 errors were injected into the Pentium® processor. The results show that the error detection coverage varies between 90.92 and 98.41%, for different workloads. To verify the experimental results an analytical evaluation of the coverage is also performed
  6. Keywords:
  7. Analytical evaluation ; COTS processors ; Error detection coverage ; Fault injection ; Performance monitoring ; Watchdog processor
  8. Source: Journal of Electronic Testing: Theory and Applications (JETTA) ; Volume 20, Issue 5 SPEC.ISS , 2004 , Pages 553-567 ; 09238174 (ISSN)
  9. URL: https://link.springer.com/article/10.1023/B:JETT.0000042519.31454.1b