Loading...
Search for: arithmetic-operations
0.008 seconds

    Adaptive control of low-level radio frequency signals based on in-phase and quadrature components

    , Article IEEE Transactions on Nuclear Science ; Volume 64, Issue 4 , 2017 , Pages 1023-1028 ; 00189499 (ISSN) Rezaeizadeh, A ; Smith, R. S ; Sharif University of Technology
    Institute of Electrical and Electronics Engineers Inc  2017
    Abstract
    This research work presents a low-level radio frequency (RF) control method based on the in-phase, I , and quadrature, Q , components of the RF signal. The proposed method uses only the main four arithmetic operations, i.e., addition, subtraction, multiplication, and division, which makes this control method suitable for implementation on the field-programmable gate array. The control scheme is adaptive in the sense that it estimates the system response on-the-fly, and therefore, it is robust against changes in the loop phase and/or gain during the operation. © 2017 IEEE  

    Memristor-based circuits for performing basic arithmetic operations

    , Article Procedia Computer Science, 6 October 2010 through 10 October 2010 ; Volume 3 , October , 2011 , Pages 128-132 ; 18770509 (ISSN) Merrikh Bayat, F ; Shouraki, S. B ; Sharif University of Technology
    2011
    Abstract
    In almost all of the currently working circuits, especially in analog circuits implementing signal processing applications, basic arithmetic operations such as multiplication, addition, subtraction and division are performed on values which are represented by voltages or currents. However, in this paper, we propose a new and simple method for performing analog arithmetic operations which in this scheme, signals are represented and stored through a memristance of the newly found circuit element, i.e. memristor, instead of voltage or current. Some of these operators such as divider and multiplier are much simpler and faster than their equivalent voltage-based circuits and they require less... 

    Improvement of fault detection in wireless sensor networks

    , Article 2009 Second ISECS International Colloquium on Computing, Communication, Control, and Management, CCCM 2009, Sanya, 8 August 2009 through 9 August 2009 ; Volume 4 , 2009 , Pages 644-646 ; 9781424442461 (ISBN) Khazaei, E ; Barati, A ; Movaghar, A ; Yangzhou University; Guangdong University of Business Studies; Wuhan Institute of Technology; IEEE SMC TC on Education Technology and Training; IEEE Technology Management Council ; Sharif University of Technology
    2009
    Abstract
    This paper presents a centralized fault detection algorithm for wireless sensor networks. Faulty sensor nodes are identified based on comparisons between neighboring nodes and own central node and dissemination of the decision made at each node. RNS system is used to tolerate transient faults in sensing and communication. In this system, arithmetic operations act on residues - reminder of dividing original number in several definite modules - in parallel. Consequently computations on these residues which are smaller than the original number are performed, so speed up arithmetic and decreased power consumption is achieved. ©2009 IEEE  

    Frameworks for the Exploration and Implementation of Generalized Carry-Free Redundant Number Systems

    , Ph.D. Dissertation Sharif University of Technology Jaberipur, Ghassem (Author) ; Ghodsi, Mohammad (Supervisor) ; Parhami, Behrooz (Supervisor)
    Abstract
    Redundant number systems provide for carry-free arithmetic, where the result of arithmetic operations is achieved, in redundant format, without the need for latent carry propagation. However conversion of the result to a conventional nonredundant representation, always, requires carry propagation. Therefore, efficient use of redundant number systems is feasible when a series of arithmetic operations is to be performed before the need arises to obtain the result in a nonredundant representation. Redundant number systems have been used in several special purpose integrated designs (e.g., DSP applications) and also as intermediate number representation in complex arithmetic operations... 

    Low-power arithmetic unit for DSP applications

    , Article International Symposium on System on Chip, SoC ; 31 October- 2 November , 2011 , pp. 68-71 ; ISBN: 9781457706721 Modarressi, M ; Nikounia, S. H ; Jahangir, A. H ; Sharif University of Technology
    Abstract
    DSP algorithms are one of the most important components of modern embedded computer systems. These applications generally include fixed point and floating-point arithmetic operations and trigonometric functions which have long latencies and high power consumption. Nonetheless, DSP applications enjoy from some interesting characteristics such as tolerating slight loss of accuracy and high degree of value locality which can be exploited to improve their power consumption and performance. In this paper, we present an application-specific result-cache that aims to reduce the power consumption and latency of DSP algorithms by reusing the results of the arithmetic operations executed on the same... 

    Low-power arithmetic unit for DSP applications

    , Article 2015 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems, SPICES 2015 ; 2011 , Pages 68-71 ; 9781457706721 (ISBN) Modarressi, M ; Nikounia, S. H ; Jahangir, A. H ; Sharif University of Technology
    Abstract
    DSP algorithms are one of the most important components of modern embedded computer systems. These applications generally include fixed point and floating-point arithmetic operations and trigonometric functions which have long latencies and high power consumption. Nonetheless, DSP applications enjoy from some interesting characteristics such as tolerating slight loss of accuracy and high degree of value locality which can be exploited to improve their power consumption and performance. In this paper, we present an application-specific result-cache that aims to reduce the power consumption and latency of DSP algorithms by reusing the results of the arithmetic operations executed on the same...