Loading...
Search for:
error-detection
0.009 seconds
Total 67 records
Phase-change memory architectures
, Article Advances in Computers ; Volume 118 , 2020 , Pages 29-48 ; Sarbazi Azad, H ; Sharif University of Technology
Academic Press Inc
2020
Abstract
Some of the recent approaches regarding leverage PCM will be reviewed in this chapter. The chapter starts with a discussion regarding future main memory systems that includes hybrid architecture schemes using both PCM and DRAM arrays. Later, we focus on PCM only approaches and this section will help describe some techniques for reducing the increased read latency because of slow writes in PCMs. In this chapter, we also illustrate wear-leveling approaches and review the security problems of this memory approach which are lifetime limited. This section includes an overview of the recent security aware wear-leveling techniques, whose methods help detect attacks, and their issues during the...
Axial position detection for optical tweezers based on Moiré Deflectometry
, Article Optics Communications ; Volume 446 , 2019 , Pages 33-38 ; 00304018 (ISSN) ; S. Reihani, S. N ; Sharif University of Technology
Elsevier B.V
2019
Abstract
Optical tweezers are indispensable instruments for applying and measuring Pico-Newton range forces. The magnitude of the exerted force is determined by measuring the displacement of the trapped bead from the center of the trap. Recently, we developed a new detection system for optical tweezers based on Moiré Deflectometry (MD). In this work, we show, both theoretically and experimentally, that the introduced method can be used for detection in the axial direction, as well, with a significantly larger sensitivity compared to the commonly used QPD method. As an example, for a 2.17μm polystyrene bead this method could provide a sensitivity 285% larger than that of the QPD method. © 2019...
Hardware Trojan detection and localization based on local detectors
, Article Turkish Journal of Electrical Engineering and Computer Sciences ; Volume 26, Issue 3 , 2018 , Pages 1403-1416 ; 13000632 (ISSN) ; Manzuri Shalmani, M. T ; Hemmatyar, A. M. A ; Sharif University of Technology
Turkiye Klinikleri Journal of Medical Sciences
2018
Abstract
Hardware Trojans are one of the serious threats with detrimental, irreparable effects on the functionality, security, and performance of digital integrated circuits. It is difficult to detect Trojans because of their diversity in size and performance. While the majority of current methods focus on Trojan detection during chip testing, run-time techniques can be employed to gain unique advantages. This paper proposes a method based on the online scalable detection technique, which eliminates the need for a reference chip. Involving local detectors, this technique assesses the variations in the logical values of each node to find out whether there are Trojans. This method excludes time and...
Categorization of various essential datasets and methods for textual spelling detection and normalization
, Article Iranian Journal of Information Processing Management ; Volume 32, Issue 4 , 2017 , Pages 1143-1170 ; 22518223 (ISSN) ; Abdi Ghavidel, H ; Sharif University of Technology
Iranian Research Institute for Scientific Information and Documentation
2017
Abstract
One of the most primary phases of automatic text processing is spelling error detection and grapheme normalization. Storing textual documents faces several problems without passing this phase, which causes a disturbance in retrieving the documents automatically. Therefore, specialists in the fields of natural language processing and computational linguistics usually make an attempt to sample various data through presenting ideal methods and algorithms in order to reach the normalized data. Several researches have been conducted on English and some other languages, which have been followed by a certain amount of researches on Farsi too. Sometimes, these several researches have remained to be...
A new noise-immune method to detect protective CT saturation and its release instants
, Article 2016 IEEE International Conference on Power and Renewable Energy, ICPRE 2016, 21 October 2016 through 23 October 2016 ; 2017 , Pages 284-287 ; 9781509030682 (ISBN) ; Vakilian, M ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
2017
Abstract
CT saturation is a phenomenon that can cause inaccurate fault current measurement and may result in related protective relay failure to block the high current flow under a fault condition in a power system. Hence, it is required to develop a method to detect occurrence of CT saturation with a good accuracy under presence of noise in a power system. In this paper, a new method having the afore-mentioned characteristics is presented. The main benefit of exploiting the introduced approach here for detecting CT saturation is its high level of reliability as well as its reasonable operational speed in CT saturation detection. In other words, these two properties are implemented to this method....
Plant-wide simulation model for modified claus process based on simultaneous data reconciliation and parameter estimation
, Article Chemical Engineering Transactions ; Volume 57 , 2017 , Pages 997-1002 ; 22839216 (ISSN); 9788895608488 (ISBN) ; Rad, A ; Sharif University of Technology
Italian Association of Chemical Engineering - AIDIC
2017
Abstract
The modified Claus process is characterized by several problems, namely poor instrumentation and no precise kinetic model for predicting the behaviour of the reactors. Using operational data of an industrial plant, this paper proposes a general framework for development of a plant-wide simulation model for modified Claus process based on simultaneous data reconciliation and parameter estimation (DRPE) using Genetic algorithm (GA). HYSYS as a commercial process simulator that provides a high-level of accuracy as well as redundancy which all is favoured for DRPE has been utilized in this work. Building a communication framework between HYSYS and MATLAB, data pre-processing of raw measurement...
Joint detector & estimator design for widely separated MIMO radars
, Article 2016 IEEE Radar Methods and Systems Workshop, RMSW 2016 - Proceedings, 27 September 2016 through 28 September 2016 ; 2016 , Pages 136-140 ; 9781509010493 (ISBN) ; Nayebi, M. M ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
2016
Abstract
This paper considers the detector design and performance analysis in a widely separated multiple input - multiple output (S-MIMO) radar. We studied this subject under some assumptions such as single point target, Swerling models for radar cross section and Gaussian interference. The target is moving in piecewise linear trajectory and multi-scan data is stored. So, the target cell maybe changed through the time. A GLRT detector is derived that employs all data at once in a central unit. The performance of detector is extracted and numerical simulations verify all results
A cache-assisted scratchpad memory for multiple-bit-error correction
, Article IEEE Transactions on Very Large Scale Integration (VLSI) Systems ; Volume 24, Issue 11 , 2016 , Pages 3296-3309 ; 10638210 (ISSN) ; Sadat Mirzadeh, N ; Farhady Ghalaty, N ; Miremadi, S. G ; Fazeli, M ; Asadi, H ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
2016
Abstract
Scratchpad memory (SPM) is widely used in modern embedded processors to overcome the limitations of cache memory. The high vulnerability of SPM to soft errors, however, limits its usage in safety-critical applications. This paper proposes an efficient fault-tolerant scheme, called cache-assisted duplicated SPM (CADS), to protect SPM against soft errors. The main aim of CADS is to utilize cache memory to provide a replica for SPM lines. Using cache memory, CADS is able to guarantee a full duplication of all SPM lines. We also further enhance the proposed scheme by presenting buffered CADS (BCADS) that significantly improves the CADS energy efficiency. BCADS is compared with two well-known...
Low energy yet reliable data communication scheme for network-on-chip
, Article IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ; Volume 34, Issue 12 , 2015 , Pages 1892-1904 ; 02780070 (ISSN) ; Palesi, M ; Eskandari, S ; Hessabi, S ; Afzali-Kusha, A ; Sharif University of Technology
Institute of Electrical and Electronics Engineers Inc
2015
Abstract
In this paper, a low energy yet reliable communication scheme for network-on-chip is suggested. To reduce the communication energy consumption, we invoke low-swing signals for transmitting data, as well as data encoding techniques, for minimizing both self and coupling switching capacitance activity factors. To maintain the communication reliability of communication at low-voltage swing, an error control coding (ECC) technique is exploited. The decision about end-To-end or hop-To-hop ECC schemes and the proper number of detectable errors are determined through high-level mathematical analysis on the energy and reliability characteristics of the techniques. Based on the analysis, the extended...
A fully analog calibration technique for phase and gain mismatches in image-reject receivers
, Article AEU - International Journal of Electronics and Communications ; Volume 69, Issue 5 , May , 2015 , Pages 823-835 ; 14348411 (ISSN) ; Kananian, S ; Fotowat Ahmady, A ; Sharif University of Technology
Elsevier GmbH
2015
Abstract
A systematic approach to I/Q mismatch calibration in image-reject receivers is presented in this paper. A new error detection algorithm is proposed, which automatically calibrates for phase and gain mismatches limiting the performance of image-reject receivers. A dual-loop feedback is employed which looks for the minimum phase/gain error using a 2-dimensional analog-based search algorithm and then finds the minimum value for the error. An experimental CMOS prototype RF front-end for cognitive radio applications operating at 400-800 MHz is proposed and simulated in the 0.18 μm CMOS technology, achieving an image rejection ratio (IRR) better than 55-dB in post-layout simulation. The...
Sufficient statistics, classification, and a novel approach for frame detection in OFDM systems
, Article IEEE Transactions on Vehicular Technology ; Volume 62, Issue 6 , 2013 , Pages 2481-2495 ; 00189545 (ISSN) ; Shayesteh, M. G ; Sharif University of Technology
2013
Abstract
This paper addresses the problem of frame detection in orthogonal frequency-division multiplexing (OFDM) systems. Using fourth-order statistics, a novel approach is presented for detection of a preamble composed of two identical parts in the time domain. First, it is demonstrated that sufficient statistics for detection of a periodic preamble do not exist, and conventional methods are not optimal. Next, looking at the detection of a preamble from the viewpoints of hypothesis testing and classification, a new method is presented based on the idea that fourth-order statistics can increase class separability (between-class distance) and consequently improve detection performance. It is proven...
Low-cost scan-chain-based technique to recover multiple errors in TMR systems
, Article IEEE Transactions on Very Large Scale Integration (VLSI) Systems ; Volume 21, Issue 8 , 2013 , Pages 1454-1468 ; 10638210 (ISSN) ; Miremadi, S. G ; Asadi, H ; Fazeli, M ; Sharif University of Technology
2013
Abstract
In this paper, we present a scan-chain-based multiple error recovery technique for triple modular redundancy (TMR) systems (SMERTMR). The proposed technique reuses scan-chain flip-flops fabricated for testability purposes to detect and correct faulty modules in the presence of single or multiple transient faults. In the proposed technique, the manifested errors are detected at the modules' outputs, while the latent faults are detected by comparing the internal states of the TMR modules. Upon detection of any mismatch, the faulty modules are located and the state of a fault-free module is copied into the faulty modules. In case of detecting a permanent fault, the system is degraded to a...
Memory mapped SPM: Protecting instruction scratchpad memory in embedded systems against soft errors
, Article Proceedings - 9th European Dependable Computing Conference, EDCC 2012 ; 2012 , Pages 218-226 ; 9780769546711 (ISBN) ; Fazeli, M ; Khosravi, F ; Miremadi, S. G ; Sharif University of Technology
IEEE
2012
Abstract
Predictability, energy consumption, area and reliability are the major concerns in embedded systems. Using scratchpad memories (SPMs) instead of cache memories play an increasing role to satisfy these concerns. Both cache and SPM as on-chip SRAM memories are highly vulnerable to soft errors and as they contain the most frequently used blocks of the program, their errors can easily propagate in system leading to erroneous results. Unlike the instruction cache, an error in the instruction SPM cannot be corrected using only parity bits by invalidating the erroneous line. This study suggests a low-cost mechanism to protect the instruction SPM against soft errors. The main idea underlying the...
New statistic to increase correctness in simulation factor screening using frequency domain method
, Article Communications in Statistics - Theory and Methods ; Volume 41, Issue 12 , 2012 , Pages 2242-2255 ; 03610926 (ISSN) ; Noorossana, R ; Akhavan Niaki, S. T ; Sharif University of Technology
2012
Abstract
Simulation models often include a large number of input factors, many of them may be unimportant to the output; justifying the use of factor screening experiments to eliminate unimportant input factors from consideration in later stages of analysis. With a large number of factors, the challenge is designing experiments so that total number of runs and consequently the required time and cost decrease while achieving a satisfactory detection rate. This article employs frequency domain method (FDM) which is applicable in discrete-event simulation models to propose a new statistic defined as the ratio of estimated signal spectrum to maximum estimated noise spectrum. The proposed method not only...
Reliable and high-speed KASUMI block cipher by residue number system code
, Article World Applied Sciences Journal ; Volume 17, Issue 9 , 2012 , Pages 1149-1158 ; 18184952 (ISSN) ; Sharif University of Technology
2012
Abstract
Third generation cellular network technology (3G) can revolutionize communications and data exchanges between many people in a more overwhelming fashion than 2G and 2.5G networks did. The 3G UMTS, the 3G GSM and the 3G GPRS rely on the KASUMI block cipher. Therefore, increasing speed, decreasing power consumption and error detection/correction are the major concerns of the KASUMI algorithm and its generation. On the other hand, Residue Number System is a non-weighted number system and it is currently considered as an important method for high-speed, low-power, parallel and carry-free arithmetic realizations. Redundant Residue Number System is an extension of RNS that also supports error...
A low cost circuit level fault detection technique to full adder design
, Article 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2011, 11 December 2011 through 14 December 2011, Beirut ; 2011 , Pages 446-450 ; 9781457718458 (ISBN) ; Fazeli, M ; Hessabi, S ; Miremadi, S. G ; Sharif University of Technology
2011
Abstract
This paper proposes a Low Cost circuit level Fault Detection technique called LCFD for a one-bit Full Adder (FA) as the basic element of adder circuits. To measure the fault detection coverage of the proposed technique, we conduct an exhaustive circuit level fault injection experiment on all susceptible nodes of a FA. Experimental results show that the LCDF technique can detect about 83% of injected faults while having only about 40% area and 22% power consumption overheads. In the LCDF technique, the fault detection latency does not affect the latency of the FA, since the error detection is done in parallel with the addition
A multi-bit error tolerant register file for a high reliable embedded processor
, Article 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 22011, 11 December 2011 through 14 December 2011 ; December , 2011 , Pages 532-537 ; 9781457718458 (ISBN) ; Hosseini, M ; Vahdat, B. V ; Rashidian, B ; Sharif University of Technology
2011
Abstract
The vulnerability of microprocessors to soft errors is increasing due to continuous shrinking in fabrication process. Recent studies show that 1-5% of the SEUs (single event upset) can cause MBUs (multiple bit upsets). The probability of MBU generation due to SEU is increasing because of the reduction in minimum energy required to flip a memory bit in modern technologies. Register file is the most sensitive component in a microprocessor. In this paper, we present an innovative way to protect registers in a 64-bit register file for a RISC processor using extended Hamming (8, 4) code (SEC-DED code) and narrow-width values. A narrow-width value can be represented by half number of bits of the...
Software-based control flow error detection and correction using branch triplication
, Article Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, IOLTS 2011, 13 July 2011 through 15 July 2011 ; July , 2011 , Pages 214-217 ; 9781457710551 (ISBN) ; Fazeli, M ; Rad, H. I ; Miremadi, S. G ; Sharif University of Technology
2011
Abstract
Ever Increasing use of commercial off-the-shelf (COTS) processors to reduce cost and time to market in embedded systems has brought significant challenges in error detection and recovery methods employing in such systems. This paper presents a software based control flow error detection and correction technique, so called branch TMR (BTMR), suitable for use in COTS-based embedded systems. In BTMR method, each branch instruction is triplicated and a software interrupt routine is invoked to check the correctness of the branch instruction. During the execution of a program, when a branch instruction is executed, it is compared with the second redundant branch in the interrupt routine. If a...
Reliability/energy trade-off in Bluetooth error control schemes
, Article Microelectronics Reliability ; Volume 51, Issue 8 , August , 2011 , Pages 1398-1412 ; 00262714 (ISSN) ; Jalali, F ; Ejlali, A ; Sharif University of Technology
2011
Abstract
Two important objectives in wireless sensor networks are reliability and reducing energy consumption. Hence, overcoming energy constraints and utilizing error control schemes such as Automatic Repeat Request (ARQ) and Forward Error Correction (FEC) are necessary to improve the energy efficiency and reliability. However, these two concerns are at odds, so there is a trade-off between them. Considering this point, the impact of various error control schemes on these objectives and the trade-off between them has been considered in Bluetooth networks recently. However, all these works consider ideal assumptions (e.g., perfect error detection) only. This work evaluates the energy-efficiency of...
Sleep spindle detection in sleep EEG signal using sparse bump modeling
, Article 2011 1st Middle East Conference on Biomedical Engineering, MECBME 2011, Sharjah, 21 February 2011 through 24 February 2011 ; 2011 , Pages 196-199 ; 9781424470006 (ISBN) ; Ghanbari, Z ; Molaee-Ardekani, B ; Shamsollahi, M. B ; Penzel, T ; Sharif University of Technology
2011
Abstract
Sleep spindle is the hallmark of second stage of sleep in human being, which is defined as a rhythmic sequence with waxing and waning waves, whose frequency is approximately between 8 to 14 Hz, and its time duration is between 0.5 to 2 seconds. Bump modeling is a method for extracting regions with higher amounts of energy in a related time-frequency map. The bump model of the sleep spindle consists of a group of high energy bumps concentrating in approximately 8 to 14 Hz frequency band. In this study, it will be shown that the power of bumps of EEG can be used in automated detection of sleep spindle. The presented method sensitivity is 99.41% which shows high correctly detection rate, and...