Loading...
Search for: yasini--shahrad
0.051 seconds

    Multi-Exchange Rate Systems and Consumption Inequality: Evidence from Iran’s Preferential Currency Removal

    , M.Sc. Thesis Sharif University of Technology Yasini, Shahrad (Author) ; Ansari, Mahdi (Supervisor)
    Abstract
    Multiple exchange rate systems have been implemented in a significant number of emerging markets as a tool to reduce the prices of essential goods and consumption inequality. Iran, with a long-standing history of such interventions, eliminated its preferential exchange rate for most goods in the spring of 2022 and simultaneously increased direct cash transfers to households. This policy package offers a rare opportunity to assess the impact of multiple exchange rate systems on inequality. Using daily sales data from a major retail chain in Tehran, monthly Consumer Price Index data by product categories, and income information from a 2% sample of the National Welfare Database, we apply a... 

    TTCN: A new approach for low-power split-row LDPC decoders

    , Article Proceedings - IEEE International Symposium on Circuits and Systems, 24 May 2015 through 27 May 2015 ; Volume 2015-July , 2015 , Pages 2001-2004 ; 02714310 (ISSN) ; 9781479983919 (ISBN) Shahrad, M ; Shabany, M ; Sharif University of Technology
    Institute of Electrical and Electronics Engineers Inc  2015
    Abstract
    Split-Row technique is proved to be one of the most effective methods to reduce the routing complexity of fully-parallel LDPC decoders. This technique is based on the idea of splitting each check node processor to multiple smaller processors. This paper introduces a new method, to increase the power-efficiency of Split-Row LDPC decoders. The proposed method is called trust to the truthful check node (TTCN), enabling the decoder to only depend on a portion of check node processors at specific decoding iterations. This leads to an average reduction of 30%-40% in the check node dynamic power consumption. This is achieved by means of trust to a minority of check node processors and gating the... 

    Symmetric split-row LDPC decoders

    , Article Proceedings - IEEE International Symposium on Circuits and Systems, 28 May 2017 through 31 May 2017 ; 2017 ; 02714310 (ISSN) ; 9781467368520 (ISBN) Shahrad, M ; Shabany, M ; Sharif University of Technology
    2017
    Abstract
    LDPC codes are deployed in many modern wired and wireless communication systems. while fully-parallel LDPC decoders are very efficient, they typically suffer from routing complexity. the split-row method effectively reduces this complexity with a minor performance loss. This paper shows the importance of symmetry in Split-Row architectures and proves that the implementation of Split-Row decoders based on new proposed smart column-permuted versions of parity check matrices leads to a better error performance as well as a more efficient hardware. Moreover, in order to achieve optimized column-permuted parity check matrices, a heuristic approach is proposed. This method is then generalized to...