Loading...

An efficient dynamically reconfigurable on-chip network architecture

Modarressi, M ; Sharif University of Technology

481 Viewed
  1. Type of Document: Article
  2. DOI: 10.1145/1837274.1837316
  3. Abstract:
  4. In this paper, we present a reconfigurable architecture for NoCs on which arbitrary application-specific topologies can be implemented. The proposed NoC can dynamically tailor its topology to the traffic pattern of different applications at run-time. The run-time topology construction mechanism involves monitoring the network traffic and changing the inter-node connections in order to reduce the number of intermediate routers between the source and destination nodes of heavy communication flows. This mechanism should also preserve the NoC connectivity. In this paper, we first introduce the proposed reconfigurable topology and then address the problem of run-time topology reconfiguration. Experimental results show that this architecture effectively improves the NoC power and performance over the existing conventional architectures
  5. Keywords:
  6. Application-specific ; Destination nodes ; Inter-node connections ; Intermediate routers ; Network traffic ; NoC ; Performance ; Power ; Re-configurable ; Reconfigurable architecture ; Runtimes ; Traffic pattern ; Computer aided design ; Embedded systems ; Routers ; Topology ; Network architecture
  7. Source: Proceedings - Design Automation Conference, 13 June 2010 through 18 June 2010 ; June , 2010 , Pages 166-169 ; 0738100X (ISSN) ; 9781450300025 (ISBN)
  8. URL: http://ieeexplore.ieee.org/abstract/document/5522696