Loading...

A low-power high-speed comparator for analog to digital converters

Khorami, A ; Sharif University of Technology | 2016

404 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/ISCAS.2016.7538971
  3. Publisher: Institute of Electrical and Electronics Engineers Inc , 2016
  4. Abstract:
  5. A low-power high-speed two-stage dynamic comparator is presented. In this circuit, PMOS transistors are used at the input of the first and second stages of the comparator. At the evaluation phase, the second stage is activated after the first stage with a predetermined delay to achieve a controllable pre-amplifier gain. Also, the first stage is turned off after the delay to reduce overall power consumption. Simulation results in 0.18 μτη CMOS technology, prove that the proposed circuit reduces the power consumption by a factor of two and reduces comparison time as large as 210ps in the same budget of offset voltage compared to the conventional circuit. Moreover, the offset voltage and power consumption of the comparator trades with the speed which is simply controlled by the delay of the second stage. As a result, a low-power comparator for given offset and speed requirements can be designed efficiently. © 2016 IEEE
  6. Keywords:
  7. Delayed comparator ; Dynamic comparator ; High-speed comparator ; Low-power comparator ; Amplifiers (electronic) ; Analog to digital conversion ; Budget control ; Comparators (optical) ; Electric power utilization ; Reconfigurable hardware ; Speed ; Analog to digital converters ; Conventional circuits ; Dynamic comparators ; Evaluation phase ; High speed comparator ; Low power comparator ; pMOS transistors ; Speed requirement ; Comparator circuits
  8. Source: 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016, 22 May 2016 through 25 May 2016 ; Volume 2016-July , 2016 , Pages 2010-2013 ; 02714310 (ISSN); 9781479953400 (ISBN)
  9. URL: http://ieeexplore.ieee.org/document/7538971/?arnumber=7538971