Loading...

A robust and low-power near-threshold SRAM in 10-nm FinFET technology

Sayyah Ensan, S ; Sharif University of Technology | 2018

374 Viewed
  1. Type of Document: Article
  2. DOI: 10.1007/s10470-018-1107-7
  3. Publisher: Springer New York LLC , 2018
  4. Abstract:
  5. This paper presents a robust and low-power single-ended robust 11T near-threshold SRAM cell in 10-nm FinFET technology. The proposed cell eliminates write disturbance and enhances write performance by disconnecting the path between cross-coupled inverters during the write operation. FinFETs suffer from width quantization, and SRAM performance is highly dependent to transistors sizing. The proposed structure with minimum sized tri-gate FinFETs operates without failure under major process variations. In addition, read disturbance is reduced by isolating the storage nodes during the read operations. To reduce power consumption this cell uses only one bit-line for both read and write operations. The proposed SRAM cell reduces write delay, average power and PDP by 20, 78 and 62%, respectively as compared to the 9T single-ended SRAM cell. Moreover, the proposed cell enhances write static noise margin by 33% under process variation. © 2018, Springer Science+Business Media, LLC, part of Springer Nature
  6. Keywords:
  7. Low-power ; Monte carlo simulation ; Near-threshold operation ; Process variation ; Single-ended SRAM ; Write enhancement ; Cells ; Cytology ; FinFET ; Intelligent systems ; Monte carlo methods ; MOSFET devices ; Low power ; Near thresholds ; Read operation ; Single-ended ; Static noise margin ; Write disturbances ; Write operations ; Static random access storage
  8. Source: Analog Integrated Circuits and Signal Processing ; Volume 94, Issue 3 , 2018 , Pages 497-506 ; 09251030 (ISSN)
  9. URL: https://link.springer.com/article/10.1007%2Fs10470-018-1107-7