Loading...

Introduction to emerging SRAM-Based FPGA architectures in dark silicon Era

Seifoori, Z ; Sharif University of Technology | 2018

347 Viewed
  1. Type of Document: Article
  2. DOI: 10.1016/bs.adcom.2018.04.002
  3. Publisher: Academic Press Inc , 2018
  4. Abstract:
  5. The increased leakage power of deep-nano technologies in the one hand, and exponential growth in the number of transistors in a given die particularly in Field-Programmable Gate Arrays (FPGAs) have resulted in an intensified rate of static power dissipation as well as power density. This ever-increasing static power consumption acts as a power wall to further integration of transistors and has caused the breakdown of Dennard scaling. To meet the available power budget and preclude reliability challenges associated with high power density, designers are obligated to restrict the active percentage of the chip by powering off a selective fraction of silicon die, referred to as Dark Silicon. Several promising architectures have been proposed to enhance the static power and energy efficiency in FPGAs. The main approach in the majority of suggested architectures includes applying power gating to unused logic and routing resources and/or designing power-efficient logic and routing elements such as Reconfigurable Hard Logics as an alternative for conventional Look-up Tables. This study represents a survey on evolution of SRAM-based FPGA architectures toward the era of dark silicon. © 2018 Elsevier Inc
  6. Keywords:
  7. Dark silicon ; Field-programmable gate arrays ; Power wall ; Reconfigurable hard logic
  8. Source: Advances in Computers ; Volume 110 , 2018 , Pages 259-294 ; 00652458 (ISSN); 9780128153581 (ISBN)
  9. URL: https://www.sciencedirect.com/science/article/pii/S0065245818300421