Loading...

Novel frequency synthesizer for spur level reduction

Choopani, A ; Sharif University of Technology | 2019

329 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/IranianCEE.2019.8786757
  3. Publisher: Institute of Electrical and Electronics Engineers Inc , 2019
  4. Abstract:
  5. A novel frequency synthesizer architecture for reducing spur level is presented. By using a feedforward path a new zero in the transfer function is generated which enables us to increase the capacitor tied to the control voltage line and thus reducing spur level. A fast settling technique is also used to compensate the effect of spur reduction technique on settling time. Different blocks of frequency synthesizer are implemented in MATLAB/Simulink. Simulations show 13 dB improvement in reference spur level compared to conventional architecture for a 2.4 GHz frequency synthesizer
  6. Keywords:
  7. MATLAB ; Control voltages ; Feedforward paths ; Reduction techniques ; Reference spur ; Settling time ; Synthesizer architecture ; Frequency synthesizers
  8. Source: 27th Iranian Conference on Electrical Engineering, ICEE 2019, 30 April 2019 through 2 May 2019 ; 2019 , Pages 76-81 ; 9781728115085 (ISBN)
  9. URL: https://ieeexplore.ieee.org/document/8786757