Loading...
| Friend's email | |
| Your name | |
| Your email | |
| enter code | |
This page was sent successfuly
- Type of Document: Ph.D. Dissertation
- Language: Farsi
- Document No: 54236 (05)
- University: Sharif University of Technology
- Department: Electrical Engineering
- Advisor(s): Atarodi, Mojtaba; Sadughi, Sirus
- Abstract:
- The number of connected devices through the internet of things is increasing rapidly, which leads to adopting different communication technologies to provide connectivity of this large number of devices. The used communication technologies can be classified into the local area network, low-power wide-area network (LPWAN), and cellular network technologies. The receiver power has a critical role in the total power consumption of utilized transceiver chips in these technologies. Radiofrequency (RF) front-ends are often significant power-consuming parts of integrated receivers. Therefore, system-level design in which the overall specifications are distributed among RF front-end building blocks to minimize the total power consumption is of great importance. The distribution results depend on the power model used for the blocks. This dissertation proposes a power consumption model that involves the effect of all essential performance parameters of a block and is applicable to all building blocks of an RF front-end. Then a complete system-level design method for a low-power RF front-end is presented in this dissertation. For this purpose, the system-level design problem is solved mathematically by evaluating the partial derivatives and using Lagrange multipliers. The results are closed-form expressions for the optimal values of each block's gain, NF, and IIP3.In contrast to the state-of-the-art analytical methods, the proposed method using a realistic power consumption model distributes the required specifications among all building blocks optimally to achieve minimum total power consumption. Compared to the state-of-the-art numerical methods, it does not require the determination of feasibility bounds for blocks' specifications or the complicated nonlinear optimization procedures. The proposed model is verified by the reported measurement results of a multi-mode low noise amplifier, a multi-mode mixer, and a multi-mode OTA-C filter. To check the effectiveness of the proposed method, the RF front-end of a Bluetooth RX in 0.35-μm CMOS technology, an IEEE 802.11b/g wireless LAN (WLAN) RX in 90-nm CMOS technology, and a WLAN RX in 65-nm CMOS technology are designed. Results indicate that the front-ends designed with the proposed method consume less power than the state-of-the-art methods by at least 32%, 36%, and 47%, respectively. The system-level design for the Bluetooth receiver RF front-end is evaluated through simulation, and results are consistent with the theory. Also, due to the novelty of the modulation of the long-range wide-area network technology (LoRaWAN), one of the LPWAN technologies, compared to other technologies of the internet of things, an implementable demodulation method with low power consumption, and a block to generate the required clock signals are proposed in the recommendations
- Keywords:
- Internet of Things ; Power Consumption ; Radio Frequency Receiver ; Power Consumption Minimization ; Low-Power Wide-Area Network (LPWAN) ; Front-end Design Methodology
Digital Object List
-
محتواي کتاب
- view
Bookmark