Loading...

A fault tolerant approach to object oriented design and synthesis of embedded systems

Fazeli, M ; Sharif University of Technology | 2005

122 Viewed
  1. Type of Document: Article
  2. DOI: 10.1007/11572329_13
  3. Publisher: 2005
  4. Abstract:
  5. The ODYSSEY design methodology has been recently introduced as a viable solution to the increasing design complexity problem in the ASICs. It is an object-oriented design methodology which models a system in terms of its constituting objects and their corresponding method calls. Some of these methods are implemented in hardware; others are simply executed by a general purpose processor. One fundamental element of this methodology is a network on chip that implements method invocation for hardware-based method calls. However this network is prone to faults, thus errors on it may result into system failure. In this paper an architectural fault-tolerance enhancement to the ODYSSEY design methodology is proposed which covers this problem. It detects and corrects all single event upset errors on the network, and detects all permanent ones. The proposed enhancement is modeled analytically and then simulated. The simulation results, while validating the analytical model, show very low network performance overhead. © Springer-Verlag Berlin Heidelberg 2005
  6. Keywords:
  7. Computer hardware ; Computer simulation ; Embedded systems ; Errors ; Logic design ; Mathematical models ; Object oriented programming ; Problem solving ; Fault tolerant approach ; Fault-tolerance enhancement ; Hardware-based methods ; System failures ; Fault tolerant computer systems
  8. Source: 2nd Latin-American Symposium on Dependable Computing, LADC 2005, Salvador, 25 October 2005 through 28 October 2005 ; Volume 3747 LNCS , 2005 , Pages 143-153 ; 03029743 (ISSN); 3540295720 (ISBN); 9783540295723 (ISBN)
  9. URL: https://link.springer.com/chapter/10.1007/11572329_13