Loading...

Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications

Bornoosh, B ; Sharif University of Technology | 2005

281 Viewed
  1. Type of Document: Article
  2. DOI: 10.1049/ip-cds:20045179
  3. Publisher: 2005
  4. Abstract:
  5. A reduced complexity third-order digital delta-sigma modulator for fractional-N frequency synthesis is presented. The high-performance modulator, which consists of two subblocks, has a single-bit output making it best for this sort of application. A good shaping of quantisation noise is achieved using a new architecture for a digital third-order delta-sigma modulator. The hardware required for this modulator is considerably less than that in previously reported leading to lower power and area consumption and a higher operating frequency. The field programmable gate array (FPGA) implementation of the whole system shows an SNR of at least 94 dB and an operating input range of 0.7 of the full scale (0.7 FS) with an oversampling ratio of 167. The post-layout simulation of the digital circuit using 0.25 μm CMOS technology predicts a maximum operating frequency of over 60 MHz at a supply voltage of 1.5 V. © IEE, 2005
  6. Keywords:
  7. Delta sigma modulation ; Digital circuits ; Digital devices ; Electric potential ; Field programmable gate arrays ; Natural frequencies ; Signal to noise ratio ; Spurious signal noise ; Fractional-N frequency synthesis ; Operating frequency ; Quantization noise ; Modulators
  8. Source: IEE Proceedings: Circuits, Devices and Systems ; Volume 152, Issue 5 , 2005 , Pages 471-477 ; 13502409 (ISSN)
  9. URL: https://digital-library.theiet.org/content/journals/10.1049/ip-cds_20045179