A 2.5GHz CMOS fully-integrated ΔΣ-controlled fractional-N frequency synthesizer

Please enable javascript in your browser.

Dehghani, R ; Sharif University of Technology | 2004

1 Viewed

Type of Document: Article
Publisher: 2004
Abstract:
The design of a fully-integrated ΔΣ -controlled fractional-N frequency synthesizer is described. Using a dual modulus 64/72 prescaler based on injection locking technique and a novel third order digital ΔΣ modulator, we achieved an extremely low power synthesizer in 2.5GHz band.. Total power dissipation of the frequency synthesizer is less than 6mW at a 1.5V supply. The loop bandwidth is optimized to achieve a -123dBc/Hz phase noise at 3MHz offset frequency. The locking time of the loop is less than 30μs
Keywords:
Source: Proceedings - 17th International Conference on VLSI Design, Concurrently with the 3rd International Conference on Embedded Systems Design, Mumbai, 5 January 2004 through 9 January 2004 ; Volume 17 , 2004 , Pages 163-167 ; 10639667 (ISSN)