Loading...
Search for: power-consumption--ce
0.006 seconds

    High-level modeling approach for analyzing the effects of traffic models on power and throughput in mesh-based NoCs

    , Article Proceedings of the IEEE International Frequency Control Symposium and Exposition, 4 January 2008 through 8 January 2008, Hyderabad ; 2008 , Pages 415-420 ; 0769530834 (ISBN); 9780769530833 (ISBN) Koohi, S ; Mirza Aghatabar, M ; Hessabi, S ; Pedram, M ; VLSI Society of India ; Sharif University of Technology
    2008
    Abstract
    Traffic models exert different message flows in a network and have a considerable effect on power consumption through different applications. So a good power analysis should consider traffic models. In this paper we present power and throughput models in terms of traffic rate parameters for the most popular traffic models, i.e. Uniform, Local, HotSpot and First Matrix Transpose (FMT) as a permutational traffic model. We also select Mesh topology as the most prominent NoC topology and validate the presented models by comparing our results against simulation results from Synopsys Power Compiler and Modelsim From the comparison, we show that our modeling approach leads to average error of 2%... 

    A markovian performance model for networks-on-chip

    , Article Proceedings of the 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing, PDP 2008, 13 February 2008 through 15 February 2008, Toulouse ; 2008 , Pages 157-164 ; 0769530893 (ISBN); 9780769530895 (ISBN) Kiasari, A. E ; Rahmati, D ; Sarbazi Azad, H ; Hessabi, S ; Sharif University of Technology
    2008
    Abstract
    Network-on-Chip (NoC) has been proposed as a solution for addressing the design challenges of future high-performance nanoscale architectures. Thus, it is of crucial importance for a designer to ha ve access to fast methods for evaluating the performance of on-chip networks. To this end, we present a Markovian model for evaluating the latency and energy consumption of on-chip networks. We compute the a verage delay due to path contention, virtual channel and crossbar switch arbitration using a queuing-based approach, which can capture the blocking phenomena of wormhole switching quite accurately. The model is then used to estimate the power consumption of all routers in NoCs. The performance...