Loading...

Analyzing area penalty of 32-bit fault tolerant ALU using BCH code

Khorasani, V ; Sharif University of Technology | 2011

448 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/DSD.2011.113
  3. Publisher: 2011
  4. Abstract:
  5. In this paper we have presented a hardware implementation of 32-bit Fault-tolerant ALU (Arithmetic and Logic Unit) which is compared with the current techniques, Residue code, Triple Modular Redundancy (TMR) with single voting and TMR with triplicated voter that are widely used in space application to mitigate the upsets, in terms of area penalty. We consider BCH (Bose, Chaudhuri, and Hocquenghem) codec (encoder, decoder) using the prototyping FPGA (Field Programmable Gate Array). The new implementation of ALU employing BCH code on Spartan-3 FPGA has been provided. The results show that our fault tolerant method has the lowest hardware overhead and it can correct any 5-bit error in any position of 32-bit input registers of ALU."
  6. Keywords:
  7. BCH codes ; Encoding ; Fault tolerant ; FPGA ; Residue codes ; ALU ; BCH code ; TMR ; Decoding ; Fault tolerant computer systems ; Hardware ; Systems analysis ; Field programmable gate arrays (FPGA)
  8. Source: Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, 31 August 2011 through 2 September 2011, Oulu ; 2011 , Pages 409-413 ; 9780769544946 (ISBN)
  9. URL: http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6037439