A Trusted Design Platform for Trojan Detection in FPGA Bitstreams Using Partial Reconfiguration

Please enable javascript in your browser.

Shekofteh, Nastaran | 2016

521 Viewed

Type of Document: M.Sc. Thesis
Language: Farsi
Document No: 49241 (19)
University: Sharif University of Technology
Department: Computer Engineering
Advisor(s): Bayat-Sarmadi, Siavash
Abstract:
Hardware Trojans have emerged as a major concern for integrated circuits in recent years. As a result, detecting Trojans has become an important issue in critical applications, such as finance and health. In this work, a trusted platform for detecting Trojans in FPGA bitstreams is presented. The proposed methodology takes advantage of increased Trojan activation, caused by transition aware partitioning of the circuit, while it benefits partial reconfiguration feature of FPGAs to reduce area overhead. Simulation results, performed for the transition probability thresholds of 〖10〗^(-4) and 〖2×10〗^(-5), show that this method increases the ratio of the number of transitions in the Trojan circuit by about 207.51% and 79.43% in s38417 ISCAS89 benchmark, respectively, while it increases this ratio by about 84.153% and 31.054% in s15850 benchmark, respectively. Moreover, the ratio of observing wrong results in primary outputs increases significantly, which could be helpful for Trojan detection using functional methods
Keywords:
Field Programmable Gate Array (FPGA) ; Hardware Trojan Detection ; Trusted Platform ; Reconfigurable Devices ; Partial Reconfiguration

No TOC