Loading...

Towards aging-induced approximations

Amrouch, H ; Sharif University of Technology

428 Viewed
  1. Type of Document: Article
  2. DOI: 10.1145/3061639.3062331
  3. Abstract:
  4. In recent technology nodes, wide guardbands are needed to overcome reliability degradations due to aging. Such guardbands manifest as reduced efficiency and performance. Existing approaches to reduce guardbands trade off aging impact for increased circuit overhead. By contrast, the goal of this work is to completely remove guardbands through exploring, for the first time, application of approximate computing principles in the context of aging. As a result of naively narrowing or removing guardbands, timing errors start to appear as transistors age. We demonstrate that even in circuits that may tolerate errors, aging can be catastrophic due to unacceptable quality loss. Furthermore, quantifying such aging-induced quality loss necessitates expensive (often infeasible) gate-level simulations of the complete design. We show how nondeterministic aging-induced timing errors can be converted into deterministic and controlled approximations instead. We first translate the required guardband over time into an equivalent reduction in precision for individual RTL components. We then demonstrate how, based on pre-characterization of RTL components, we can quantify aging-induced approximation at the whole microarchitecture level without the need for further gate-level simulations. Results show that a 3 bit reduction in precision is sufficient to sustain 10 years of operation under worst-case aging in the context of an image processing circuit. This corresponds to an acceptable PSNR reduction of merely 8 dB, while at the same time increasing area and energy efficiency by 13%. © 2017 ACM
  5. Keywords:
  6. Computer aided design ; Energy efficiency ; Image processing ; Controlled approximations ; Efficiency and performance ; Gate level simulation ; Micro architectures ; Quality loss ; Reliability degradation ; Technology nodes ; Timing errors
  7. Source: Proceedings - Design Automation Conference, 18 June 2017 through 22 June 2017 ; Volume Part 128280 , 2017 ; 0738100X (ISSN) ; 9781450349277 (ISBN)
  8. URL: https://ieeexplore.ieee.org/document/8060325