Loading...

A highly fault detectable cache architecture for dependable computing

Zarandi, H. R ; Sharif University of Technology | 2004

136 Viewed
  1. Type of Document: Article
  2. DOI: 10.1007/978-3-540-30138-7_5
  3. Publisher: Springer Verlag , 2004
  4. Abstract:
  5. Information integrity in cache memories is a fundamental requirement for dependable computing. As caches comprise much of a CPU chip area and transistor counts, they are reasonable targets for single and multiple transient faults. This paper presents: 1) a fault detection scheme for tag arrays of cache memories and 2) an architectural cache to improve dependability as well as performance. In this architecture, cache space is divided into sets of different sizes and different tag lengths. The error detection scheme and the cache architecture have been evaluated using a trace driven simulation with soft error injection and SPEC 2000 applications. The results show that error detection improvement varies between 66% and 96% as compared with the already available single parity in microprocessors. © Springer-Verlag 2004
  6. Keywords:
  7. Cache size ; Dependable computing ; Transient fault ; Soft error ; Cache memory
  8. Source: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) ; Volume 3219 , 2004 , Pages 45-59 ; 03029743 (ISSN); 3540231765 (ISBN); 9783540231769 (ISBN)
  9. URL: https://link.springer.com/chapter/10.1007/978-3-540-30138-7_5