Design of Digital Backend of the RFID Reader and Design of Baseband Signal Conditioning Circuits and Simulating RFID System

Please enable javascript in your browser.

Jadidnouri, Mohammad | 2015

791 Viewed

Type of Document: M.Sc. Thesis
Language: Farsi
Document No: 48532 (05)
University: Sharif University of Technology
Department: Electrical Engineering
Advisor(s): Sharif Bakhtiar, Mehrdad
Abstract:
In this Thesis, first, UHF RFID Class1 Generation 2 was studied accurately and Required Signaling, Timing and Circuit Parameters for Design Readers in this Band, was Extracted from Standard. an important algorithm for Tags inventory, that Protocol leaves the way of implementation to designer, was introduced and simulated. Also a effective method was presented that detect bit streams received by readers in low SNR. Some parts of Baseband Signal conditioning circuits, including filter and variable gain amplifier, wad designed in 0.18 um CMOS Technology. In Second part, communication protocol between server and readers was introduced with some Scenarios that make communication easier and make command stream length smaller. Finally, respect to previous parts, Digital Backend Proccessor was introduced and designed. Running different Operations, this Proccessor is program with an external EEPROM. MatLab Simulation in different parts of Design was performed to find design parameters
Keywords:
Digital Processor ; Ultra High Frequency Band ; Ultra High Frequency (UHF)-Radio Frequency Identification (RFID)Transciever ; Radio Frequency Identification (RFID) Reader ; Query Processor ; Variable Gain Amplifier

No TOC