Loading...
Investigation of the Effect of Interleaved Memory on WCET in Real-Time Embedded System
Hossein Ghorban, Ali | 2017
532
Viewed
- Type of Document: M.Sc. Thesis
- Language: Farsi
- Document No: 50055 (19)
- University: Sharif University of Technology
- Department: Computer Engineering
- Advisor(s): Ejlali, Alireza
- Abstract:
- Worst case execution time (WCET) and energy consumption are two of the most important design constraints of real-time embedded systems and memory subsystem has a major impact on both of them. Therefore, many recent studies have tried to improve the memory subsystem of embedded systems by using emerging non-volatile memories instead of conventional memories such as SRAM and DRAM. Indeed, the low leakage power dissipation and improved density of emerging non-volatile memories, makes them prime candidates for replacing the conventional memories. However, accessing these memories imposes performance and energy overhead and using them as the code memory may increase the WCET.Furthermore, most previous studies that have tried to address such problems have focused on the data memory and therefore are not suitable for the code memory. In this paper, we propose a new code memory architecture for non-volatile memories which reduces the effective memory access latency by employing memory access interleaving technique. The proposed architecture can achieve improved WCET and performance with minimum energy consumption overhead. The proposed architecture is evaluated using different benchmark suites and the results show that compared to previous studies, the proposed architecture can improve the WCET and average case execution time of the system by 27% and 55% respectively with 18% memory energy consumption overhead
- Keywords:
- Nonvolatile Memory ; Memory Management ; Embedded Real-Time System ; Worst-Case Execution Time (WCET) ; Energy Consumption
-
محتواي کتاب
- view
- فهرست شکلها
- فهرست جدولها
- مقدمه
- تأثیرات حافظه
- معرفی راهکار پیشنهادی
- پیشزمینه
- حافظه PCM
- ساختار حافظه
- تحملپذیری
- تأخیر و انرژی دسترسی
- انواع تخصیص دادهها به حافظه بر تراشه
- حافظه PCM
- کارهای مرتبط پیشین
- حافظههای سلسلهمراتبی
- حافظههای چندبانکی
- حافظههای غیرفرّار
- جمعبندی کارهای پیشین
- معماری پیشنهادی
- مثال انگیزشی
- بررسی بدترین زمان اجرای برنامه در معماری پیشنهادی
- سربار معماری پیشنهادی
- پیادهسازی و نتایج
- ابزار و روند آزمایشها
- ابزارها و شبیهسازها و برنامههای محک
- روند اجرای آزمایشها
- بررسی تأثیر افزایش تعداد بانکها
- مقایسه با کارهای پیشین
- الگوریتم تخصیص ایستای دستورات به حافظه چرکنویس
- نتایج مقایسه با معماری سلسله مراتبی
- ابزار و روند آزمایشها
- نتیجهگیری و کارهای آتی
- مراجع
- واژهنامه انگلیسی به فارسی
- واژهنامه فارسی به انگلیسی
