Loading...

An efficient low-latency point-multiplication over curve25519

Salarifard, R ; Sharif University of Technology | 2019

404 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/TCSI.2019.2914247
  3. Publisher: Institute of Electrical and Electronics Engineers Inc , 2019
  4. Abstract:
  5. The elliptic curve cryptography (ECC) has gained attention mainly due to its lower complexity compared to other asymmetric methods while providing the same security level. The most performance critical operation in ECC is the point multiplication. Thus, its efficient implementation is desirable. One of the most secure and lightweight ECC curves, which satisfies all standard security criteria, is the Curve25519. In this paper, a low latency Karatsuba-Ofman-based field multiplier (KOM) and an efficient point multiplication over Curve25519 have been proposed. The improvements have been achieved mainly due to the proposed low latency pipelined KOM and efficient scheduling of field operations. Moreover, an enhanced architecture exploiting a number of well-known differential power analysis (DPA) countermeasures have been implemented. To evaluate this work against the previous ones, FPGA has been exploited to implement the point multiplication architectures. The FPGA implementation results of the enhanced and regular architectures show at least 64% and 33% improvement in AsT (slice-count × time) compared to those in the previous work, respectively. However, AdT (DSP-count × time) metrics in both architectures seem to be similar to the previous work. Furthermore, the time complexity of both enhanced and regular architectures decreases 89% using Zynq-7020. © 2004-2012 IEEE
  6. Keywords:
  7. Curve25519 ; Field programmable gate arrays (FPGA) ; Geometry ; Public key cryptography ; Side channel attack ; Differential power Analysis ; Efficient implementation ; Efficient scheduling ; Elliptic curve cryptography ; Elliptic Curve Cryptography(ECC) ; FPGA implementations ; Point multiplication ; Architecture
  8. Source: IEEE Transactions on Circuits and Systems I: Regular Papers ; Volume 66, Issue 10 , 2019 , Pages 3854-3862 ; 15498328 (ISSN)
  9. URL: https://ieeexplore.ieee.org/document/8727753