Loading...

A sigma-delta analog to digital converter based on iterative algorithm

Kafashan, M ; Sharif University of Technology | 2012

532 Viewed
  1. Type of Document: Article
  2. DOI: 10.1186/1687-6180-2012-149
  3. Publisher: 2012
  4. Abstract:
  5. In this article, we present a new iterative algorithm aimed at improving the performance of the sigma-delta analog to digital (A/D) converter. We subject the existing sigma-delta modulator, without changing the configuration, to an iterative procedure to increase the signal-to-noise ratio of the reconstructed signal. In other words, we demonstrate that sigma-delta modulated signals can be decoded using the iterative algorithm. Simulation results confirm that the proposed method works very well, even when less complex filters are used. The simple and regular structure of this new A/D converter, not only makes realization of the hardware as ASIC or on FPGA boards easy, but also allows it to operate at high frequency levels with optimized power consumption and small chip area. Implementation of the design with an FPGA shows that experimental results are in agreement with the simulation results
  6. Keywords:
  7. A/D converter ; Analog to digital converters ; Complex filters ; Iterative algorithm ; Modulated signal ; Regular structure ; Sigma Delta modulator ; Small chip area ; Algorithms ; Analog to digital conversion ; Field programmable gate arrays (FPGA) ; Modulators ; Iterative methods
  8. Source: Eurasip Journal on Advances in Signal Processing ; Volume 2012, Issue 1 , 2012 ; 16876172 (ISSN)
  9. URL: http://www.asp.eurasipjournals.com/content/2012/1/149