Fault-tolerant Optical Network on Chip Using Multiple Paths

Please enable javascript in your browser.

Behnia, Farnaz | 2013

656 Viewed

Type of Document: M.Sc. Thesis
Language: Farsi
Document No: 44870 (19)
University: Sharif University of Technology
Department: Computer Engineering
Advisor(s): Hessabi, Shaahin
Abstract:
Today, global on-chip communications become a critical power bottle-neck in high-performance many-core architectures. The importance of power dissipation in NoCs along with power reduction capability of on-chip optical interconnects offers optical network-onchip (ONoC) as a novel technology solution which can introduce on-chip interconnection architecture with high transmission capacity and low power consumption. However, the basic elements that are used in ONoCs are very temperature-sensitive. This may lead to changes in their physical characteristics which will cause incorrectness in network’s functionality. In this thesis, we propose an approach that even the elements change physically due to temperature variation, the network will continue to operate correctly. Then considering the approach, we design the supporting router. Because the proposed approach can increase the delay very noticeably, we develop an idea to improve the delay. Then, the reliability of the network is evaluated for multiple faults. Given the simulation results, we can see the reliability can be increased up to 9 percent in some cases comparing to equal non-fault-tolerant network
Keywords:
Optical Transfer ; Wavelength Routing ; Reliability ; On-Chip Optical Network ; Resonance Wavelength ; Microring

No TOC