Loading...

A high-throughput VLSI architecture for hard and soft SC-FDMA MIMO detectors

Neshatpour, K ; Sharif University of Technology | 2015

643 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/TCSI.2014.2380637
  3. Publisher: Institute of Electrical and Electronics Engineers Inc , 2015
  4. Abstract:
  5. This paper introduces a novel low-complexity multiple-input multiple-output (MIMO) detector tailored for single-carrier frequency division-multiple access (SC-FDMA) systems, suitable for efficient hardware implementations. The proposed detector starts with an initial estimate of the transmitted signal based on a minimum mean square error (MMSE) detector. Subsequently, it recognizes less reliable symbols for which more candidates in the constellation are browsed to improve the initial estimate. An efficient high-throughput VLSI architecture is also introduced achieving a superior performance compared to the conventional MMSE detectors with less than 28% added complexity. The performance of the proposed design is close to the existing maximum likelihood post-detection processing (ML-PDP) scheme, while resulting in a significantly lower complexity, i.e., 4.5 × 102 and 7 × 104 times fewer Euclidean distance (ED) calculations in the 16-QAM and 64-QAM schemes, respectively. The proposed design for the 16-QAM scheme is fabricated in a 0.13μm CMOS technology and fully tested, achieving a 1.332 Gbps throughput, reporting the first fabricated design for SC-FDMA MIMO detectors to-date. A soft version of the proposed architecture is also introduced, which is customized for coded systems
  6. Keywords:
  7. ASIC implementation ; MIMO ; Architecture ; CMOS integrated circuits ; Computer architecture ; Design ; Hardware ; Maximum likelihood ; Mean square error ; MIMO systems ; Quadrature amplitude modulation ; Throughput ; Hardware implementations ; LTE ; Minimum mean square error detectors ; PDP ; Proposed architectures ; SC-FDMA ; Single carrier frequency division multiple access(SCFDMA) ; Soft decoding ; Frequency division multiple access
  8. Source: IEEE Transactions on Circuits and Systems I: Regular Papers ; Volume 62, Issue 3 , January , 2015 , Pages 761-770 ; 15498328 (ISSN)
  9. URL: http://ieeexplore.ieee.org/document/7001671/?arnumber=7001671