Loading...

Systematic computation of nonlinear bilateral dynamical systems with a novel low-power log-domain circuit

Jokar, E ; Sharif University of Technology | 2017

572 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/TCSI.2017.2688859
  3. Publisher: Institute of Electrical and Electronics Engineers Inc , 2017
  4. Abstract:
  5. Simulation of large-scale nonlinear dynamical systems on hardware with a high resemblance to their mathematical equivalents has been always a challenge in engineering. This paper presents a novel current-input current-output circuit supporting a systematic synthesis procedure of log-domain circuits capable of computing bilateral dynamical systems with considerably low power consumption and acceptable precision. Here, the application of the method is demonstrated by synthesizing four different case studies: 1) a relatively complex 2-D nonlinear neuron model; 2) a chaotic 3-D nonlinear dynamical system Lorenz attractor having arbitrary solutions for certain parameters; 3) a 2-D nonlinear Hopf oscillator, including bistability phenomenon sensitive to initial values; and 4) three small neurosynaptic networks comprising three FHN neuron models variously coupled with excitatory and inhibitory synapses. The validity of our approach is verified by nominal and Monte Carlo simulated results with realistic process parameters from the commercially available AMS 0.35- μmu technology. The resulting continuous-time, continuous-value, and low-power circuits exhibit various bifurcation phenomena, nominal time-domain responses in good agreement with their mathematical counterparts and fairly acceptable process variation results (less than 5% STD). © 2004-2012 IEEE
  6. Keywords:
  7. Log-domain circuits ; Nonlinear bilateral dynamical systems ; Translinear (TL) circuits ; Continuous time systems ; Dynamical systems ; Green computing ; Nonlinear dynamical systems ; Three dimensional computer graphics ; Timing circuits ; Bifurcation phenomena ; Inhibitory synapsis ; Log domain circuits ; Low-power consumption ; Mathematical counterpart ; Process parameters ; Synthesis procedure ; Time domain response ; Low power electronics
  8. Source: IEEE Transactions on Circuits and Systems I: Regular Papers ; Volume 64, Issue 8 , 2017 , Pages 2013-2025 ; 15498328 (ISSN)
  9. URL: https://ieeexplore.ieee.org/document/7906505