Loading...

CHANCE: Capacitor charging management scheme in energy harvesting systems

Hoseinghorban, A ; Sharif University of Technology | 2020

628 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/TCAD.2020.3003295
  3. Publisher: Institute of Electrical and Electronics Engineers Inc , 2020
  4. Abstract:
  5. The energy efficiency of emerging nonvolatile processors equipped with FRAM-SRAM memory makes them a promising solution for energy harvesting systems. To enable correct functionality and forward progress with an unreliable power supply, the system must accumulate sufficient energy in the capacitor to execute tasks atomically, even in the worst case scenario. Due to the large gap between the average and worst case energy consumption of tasks, state of the art approaches like eM-map require a large capacitor to execute tasks on the SRAM. However, the size, cost, and charging time of the capacitor are major concerns in the energy harvesting systems. In this paper, we proposed CHANCE, a capacitor charging management scheme that improves the capacitor size and average response time of an energy harvesting system. CHANCE analyses the energy consumption of tasks to set an appropriate capacitor size to make a balance between capacitor charging time and failure rate for each task. The results show that CHANCE improves the response time of state of the art approaches up to 68% with a five times smaller capacitor. IEEE
  6. Keywords:
  7. Energy harvesting system ; Nonvolatile memory ; Response time ; Worst case energy consumption ; Charging time ; Electric power systems ; Energy efficiency ; Energy harvesting ; Energy utilization ; Failure analysis ; Ferroelectric devices ; Ferroelectric RAM ; Response time (computer systems) ; Static random access storage ; Capacitor charging ; Energy harvesting systems ; Failure rate ; Non-volatile ; Power supply ; Sram memory ; State-of-the-art approach ; Worst case scenario ; Energy management systems
  8. Source: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ; 2020
  9. URL: https://ieeexplore.ieee.org/document/9120369