Loading...
Search for: field-programmable-gate-array--fpga
0.01 seconds
Total 167 records

    Improving Resolution in Millimeter-Wave Imaging Systems

    , M.Sc. Thesis Sharif University of Technology Kazemi, Mohmoud (Author) ; Shabany, Mahdi (Supervisor) ; Kavehvash, Zahra ($item.subfieldsMap.e)
    Abstract
    Nowadays, millimeter-wave imaging is widely used in security and medical applications. The growing threat from terrorist attacks is driven research on novel ways to enhance security inspection systems. Millimeter-wave imaging not only is an effective option of penetrating into dielectric materials including cloth, but also provides suitable imaging resolution. Moreover, millimeter-wave imaging is capable of identifying different materials making it a promising option for concealed weapon detection. In spite of X-ray, millimeter-wave imaging is non-ionizing, allowing for non-invasive imaging. In this thesis, first we investigate different millimeter-wave imaging systems and reconstruction... 

    VLSI Architecture for Base Band Part of an Optical OFDM Transceiver

    , M.Sc. Thesis Sharif University of Technology Ghanaatian Jahromi, Reza (Author) ; Shabany, Mahdi (Supervisor) ; Salehi, Javad (Supervisor)
    Abstract
    Optical Communication is a promising technology in access networks because of bandwidth hungry application like videos. So fiber Optic is an important candidate as a media in networks. There are different methods of modulation for transferring data through a channel. Among all, Orthogonal Frequency Division Multiplexing is a method which used in most wired and wireless systems. Recent researches show that OFDM is also a good approach for optical communication.
    In this thesis we concentrate on hardware implementation of digital part of an Optical OFDM transceiver. In the first step we ignore the effect of optical channel and design and simulate the transmitter and receiver. After that we... 

    Performance Evaluation of Physical Unclonable Functions and Proposing a Scheme on FPGA

    , M.Sc. Thesis Sharif University of Technology Ramezani, Alireza (Author) ; Bayat-Sarmadi, Siavash (Supervisor)
    Abstract
    In recent years, in addition to traditional cryptographic blocks, a hardware blocks in this work namely PUF, has been used mostly for chip ID generation, authentication and so on. In this work we study recent proposed PUFs and their implementations on FPGA, and the measurement of quality metrics on them. Some of most important characteristics of PUFs are unpredictability, reliability, number of challenge response pairs and area. According to experiments that have been performed in this study and also according to previous work, one high-quality PUF in term of uniqueness and reliability is Ring Oscillator PUF. However, the disadvantage of this PUF is small number of challenge and response... 

    Design and Implementation of a Tunable Frequency Channelizer on FPGA

    , M.Sc. Thesis Sharif University of Technology Safaeian, Ramin (Author) ; Tabandeh, Mahmoud (Supervisor)
    Abstract
    Nowdays, many of communication systems working together. The fist part of each communication system is related to separating a desired part of system input signal. This is called channelisation. Channelization is a process where single, few, or all channels from a certain frequency band are separated for further processing. The separation of single channel is usually done by down-conversion followed by filtering and optional sample-rate conversion. A straightforward implementation for multi channel sepration, which is also the traditional implementation of wideband channelizer, is to simply use a single-channel channelizer for each channel. A few applications require that an input signal be... 

    Accelerating Numerical Solution of Steady and Unsteady Equations Using FPGA

    , Ph.D. Dissertation Sharif University of Technology Zandsalimy, Mohammad (Author) ; Ebrahimi, Abbas (Supervisor)
    Abstract
    Nowadays one of the main challenges facing fluid dynamics simulations is the long duration of numerical calculations. The goal of this research is to use FPGAs (Field Programmable Gate Arrays) to accelerate fluid dynamics solutions. First, the ability of FPGAs in mathematical operations on floating point numbers is studied. Then, various fluid dynamics problems are implemented on the FPGA hardware, and each one is solved separately. Unsteady 1D Couette problem, 2D potential flow (Laplace equation), incompressible viscous fluid flow over a backward facing step, and compressible inviscid flow over a bump are some of the problems in question. FPGA is an integrated circuit containing a number of... 

    FPGA-based Fault Injection for Evaluating the Fault Tolerance of Embedded Processors

    , M.Sc. Thesis Sharif University of Technology Mohammadi, Abbas (Author) ; Ejlali, Alireza (Supervisor)
    Abstract
    One the most important issues in most of embedded systems is reliability and fault tolerance.Ensure of correct operation and evaluate reliability and fault tolerance of embedded proces-sors as a critical part of embedded systems, would be necessary. Fault injection is one themostly used methods for evaluating those features. Using FPGA devices is a good alterna-tive for time consuming simulation-based fault injection method because of their speed. But,there are some critical issues in FPGA-based fault injection methods which are controllabil-ity and observability. In addition to need for efficient and applicable observation and controlmechanism to handle fault injection experiments, a... 

    Design of Fault-tolerance Mechanisms for Soft Multiprocessors

    , M.Sc. Thesis Sharif University of Technology Zabihi, Masoumeh (Author) ; Miremadi, Ghasem (Supervisor)
    Abstract
    Increasing complexity of embedded systems and the need for more computation powerhave directed designers toward using of multiprocessors. SRAM-based FPGAs are suitable platforms for implementation of multiprocessors due to thier low cost, fast time-to-market and re-configurability. FPGA-based multiprocessors are known as soft multiprocessors. The large area of SRAM-based FPGAs is occupied by configuration bits. Configuration bits are vulnerable to high energy particles that can lead to soft errors. In this regards, it is of decisive importance to protect soft multiprocessors against soft errors. This thesis proposes a fault-tolerant method for soft multiprocessors that can detect and... 

    Design of Telecommand Subsystem of a LEO Satellite Based on the FPGA

    , M.Sc. Thesis Sharif University of Technology Bolandi, Ali (Author) ; Vosoghi, Bijan (Supervisor)
    Abstract
    Achieving technical knowledge and technology of design, build, test and launch satellites in each country is a strategic issue due to extension of satellite applications in various aspects of human life. One of the most important subsystems of a satellite is the telecommand part. This part is responsible for decode, receive, interpret, and distribution of commands and data received from the ground station. This part in terms of reliability is the most critical part of satellite because it coordinates satellite and ground station and also is the part which should be turned on during the mission and controls other parts of satellite. In other words this part should be design with high... 

    Design of A Digitally Controlled Bias Chip For A Transceiver

    , M.Sc. Thesis Sharif University of Technology Yaghoobi Zanjani, Majid (Author) ; Medi, Ali (Supervisor) ; Sheikhaei, Samad (Supervisor)
    Abstract
    Advances in IC fabrication makes possible have systems on chips. In this thesis we have designed and fabricated a digitally controlled bias chip for a transceiver which can be programmed by its digital interface. In this thesis, briefly we review basics of voltage regulators and methods for controlling them. Then we introduce high voltage 0.18um CMOS technology. In this thesis, we describe the requirements of a specific transceiver and present a system to overcome these requirements. This system has positive, negative and internal regulators, a five-bit analog to digital converter, temperature sensors, power amplifier controller and digital serial interface. In this thesis, we present a... 

    Hardware Implementation of Spiking Neural Networks

    , M.Sc. Thesis Sharif University of Technology Taji, Hossein (Author) ; Shabany, Mahdi (Supervisor) ; Hashemi, Matin (Co-Supervisor)
    Abstract
    Spiking neural networks (SNNs) are third generation of neural networks. Similar to traditional neural networks, SNNs are comprised neurons. However, not only structure but also information processing is inspired by animal neural systems. SNNs can be called the most similar networks to animal neural systems. In such networks, the information is processed based on propagation of spike signals through the network. The type of data flow in these networks leads to being low-power when they are implemented on hardware. Therefore,there has been a upward trend in hardware implementation of them, like their FPGA implementations, for applications such as Big Data and Machine Learning. In this thesis,... 

    Introducing of Novel Method to Improve the Process of Imaging in a Gamma Camera Equipped with Square PMTs

    , M.Sc. Thesis Sharif University of Technology Amir Mozafari Sabet, Kiarash (Author) ; Bagheri Shouraki, Saeed (Supervisor) ; Fatemizadeh, Emad (Supervisor) ; Ay, Mohammad Reza (Co-Supervisor)
    Abstract
    The gamma cameras, based on scintillation crystal followed by an array of photomultiplier tubes (PMTs), play a crucial role in nuclear medicine. The use of square PMTs provides the minimum dead zones in the camera. The camera with squared PMTs also reduces the number of PMTs relative to the detection area.In this thesis, we introduced a new read-out method whereby the total cost of the read-out board will be decreased by a factor of 2.4; in return, the energy and spatial resolution of the system will be reduced by 0.3% and 0.4% respectively. We also implemented a positioning module in the FPGA chip via that the transmission rate between FPGA and the computer will be tripled, and the... 

    A Power Efficient Routing Architecture for Reconfigurable Device

    , M.Sc. Thesis Sharif University of Technology Zandieh, Mohsen (Author) ; Asadi, Hossein (Supervisor)
    Abstract
    FPGA is a suitable substrate for implementation of embedded systems, mobiles, and hand-held devices due to cost reduction for \emph{Non-Recurring Engineering (NRE)}, short time to market, design flexibility, and reprogramming capability. Significant downscaling of CMOS technology feature size has led to static power growth rate, which is a limiting factor in further scaling. Previous studies aimed at reducing power consumption, mainly have focused on the power consumption of logical resources. However, proposing a low power architecture in routing network affects the power consumption of FPGAs significantly, because of the dominant power consumption in the routing network. This thesis... 

    An Efficient Reconfigurable Architecture to Speed up Machine Learning Algorithms

    , M.Sc. Thesis Sharif University of Technology Nezamfar, Elmira (Author) ; Asadi, Hossein (Supervisor)
    Abstract
    Machine learning algorithms are achieving state-of-the-art performance in many various applications such as image processing, machine vision, speech recognition, diagnosis diseases, robotics, military, and aerospace. For decades, the usage of machine learning algorithms especially Neural Network Algorithms (NNA) has been restricted due to their complexity and high computation time of available inefficient hardwares. Although advances in technology and the emergence of powerful processors has increased the usage of NNAs, especially Deep Neuaral Networks (DNNs), the research gap in machine learning hardware platform with high performance as well as high energy efficiency is still remaining.... 

    Dynamics Identification and Control of Robotic Aerial Vehicles Based on Modeling of DSP and FPGA Integrated Circuits with Emphasis on Multicopters

    , M.Sc. Thesis Sharif University of Technology Samadzadeh, Ardalan (Author) ; Banazadeh, Afshin (Supervisor) ; Pourtakdoust, Hossein (Co-Supervisor)
    Abstract
    One of the steps toward applying artificial intelligence in the field of unmanned aerial vehicles, as they are extending is the development of the controller unit and expansion of the basis of its implementation. In the beginning, one of the targets of this research is to offer an intelligent controller that utilizes an RBF neural network. Second, in order to physical parameters estimation in case of real-time system identification, an Augmented Extended Kalman Filter (AEKF) has been purposed which is capable of filtering the noise of sensors in addition to estimate some of the physical parameters. Furthermore, to check the generalization ability of the structure, three different cases of... 

    FPGA-Based Implementation of Deep Learning Accelerator with Concentration on Intrusion Detection Systems

    , M.Sc. Thesis Sharif University of Technology Fard, Ebrahim (Author) ; Jahangir, Amir Hossein (Supervisor)
    Abstract
    Intrusion Detection System (IDS) is an equipment destined to provide computer networks security. In recent years, Machine Learning and Deep Neural Network (DNN) methods have been considered as a way to detect new network attacks. Due to the huge amounts of calculations needed for these methods, there is a need for high performance and parallel or specific processors, such as Application Specific Integrated Circuit (ASIC), Graphical Processor Unit (GPU) and Field-Programmable Gate Array (FPGA). The latter seems more suitable than others due to its higher configurability and lesser power consumption. The goal of this study is the acceleration of a DNN-based IDS on FPGA. In this study, which is... 

    Implementing a Software-Defined-Network Firewall on FPGA

    , M.Sc. Thesis Sharif University of Technology Daneshmand, Arash (Author) ; Jahangir, Amir Hossein (Supervisor)
    Abstract
    Software defined networks are developed to provide programmability and a centralized view in networks by decoupling control plane from data plane. Software defined networks are now well received,and these networks are evolving every day. This is while more attention has been paid to widen the application of these networks and eliminating the shortcomings in their performance. On the other hand, in very large networks, the issue of efficiency and processing speed is of great importance. However, performance in these networks is not satisfactory, especially in single controller based SDN due to the complex processing of packets in a unique controller. Security needs are also of great... 

    Design of Monitoring and Control System for Ion Implanter Gases

    , M.Sc. Thesis Sharif University of Technology Baharian, Hossein (Author) ; Rashidian, Bijan (Supervisor)
    Abstract
    Very dangerous gases are used in ion implanter machines. Opening and closing the valves of these gases can be very dangerous. In this project, these valves are inspected, monitored and opened and closed from a safe distance. To do this, we must monitor and control the above system by using the latest and most efficient technologies available and with the least delay. For accurate and precise monitoring, clear images should be obtained from the location and changes should be detected, and the device can be controlled very quickly with the necessary commands. To do this, one must have an accurate and comprehensive knowledge of processors and communication protocols, and also pay attention to... 

    Design and Efficient Implementation of Equalizer and Synchronizer Block in Recent Telecommunication Links Standards

    , M.Sc. Thesis Sharif University of Technology Zeighami, Amir Mahdi (Author) ; Shabany, Mahdi (Supervisor)
    Abstract
    Today, telecommunication links transmit information wirelessly at high rates; The transmission channel is not ideal and the transmitted signal undergoes changes in the channel and then reaches the receiver; Also, the processing blocks in the transmitter and receiver are not completely similar and ideal; These two factors make it difficult for the receiver to recover the transmitted information and actually receives a signal that bears little resemblance to the transmitted signal. The most important effect that the channel has on the transmitted signal is due to the multi-path of the channel between the transmitter and the receiver, which causes a signal to reach the receiver through the... 

    Fast Alignment-free Protein Comparison Approach based on FPGA Implementation

    , M.Sc. Thesis Sharif University of Technology Abdosalehi, Azam Sadat (Author) ; Koohi, Somayyeh (Supervisor)
    Abstract
    Protein, as the functional unit of the cell, plays a vital role in its biological function. With the advent of advanced sequencing techniques in recent years and the consequent exponential growth of the number of protein sequences extracted from diverse biological samples, their analysis, comparison, and classification have faced a considerable challenge. Existing methods for comparing proteins divide into two categories: methods based on alignment and alignment-free. Although alignment-based methods are among the most accurate methods, they face inherent limitations such as poor analysis of protein groups with low sequence similarity, time complexity, computational complexity, and memory... 

    Evaluating Effect of Number Representations on the Accuracy of Convolutional Neural Networks

    , M.Sc. Thesis Sharif University of Technology Aghamohammadi Bonab, Yeganeh (Author) ; Bayat Sarmadi, Siavash (Supervisor)
    Abstract
    Convolutional Neural Networks are a kind of neural network applicable in machine vision and image processing. The accuracy of these networks is dependent on different features such as network size network and input size. Today, researchers are improving the accuracy of neural networks by increasing their size. As a result, networks' computation will increase as well. The bigger the size of the neural network, the harder its hardware implementation. One of the proposed solutions to overcome this issue is to change the number representation while preserving the network accuracy. It's challenging to implement floating-point computation on hardware as it consumes a high amount of power and...