Loading...

Excess power elimination in high-resolution dynamic comparators

Khorami, A ; Sharif University of Technology | 2017

360 Viewed
  1. Type of Document: Article
  2. DOI: 10.1016/j.mejo.2017.04.006
  3. Publisher: Elsevier Ltd , 2017
  4. Abstract:
  5. In this paper, a method is presented to reduce the power consumption of the two-stage dynamic comparators. In the two-stage dynamic comparators, the first stage (pre-amplifier stage) amplifies the input differential voltage. Then the second stage (latch stage) is activated and finishes the comparison. When the comparison is about to finish, the balance of the positive feedback of the latch stage tends to tilt toward one of the outputs; after this, to the end of the comparison, there is no need for additional pre-amplification gain which causes excess power consumption. In this paper, a method is proposed to eliminate this part of power consumption. It is shown that while reducing the power consumption significantly, the method does not affect the dynamic behavior of the comparator such as speed or offset voltage. This method reduces the power consumption by 30% to 58%. Post Layout Simulations as well as analytical derivations and schematic simulations prove the beneficial performance of the proposed method. © 2017 Elsevier Ltd
  6. Keywords:
  7. Excess power elimination ; Low power comparator ; SAR ADC ; Two-stage dynamic comparator ; Amplifiers (electronic) ; Comparator circuits ; Electric power utilization ; Amplification gain ; Differential voltage ; Dynamic comparators ; Post layout simulation ; Schematic simulation ; Comparators (optical)
  8. Source: Microelectronics Journal ; Volume 64 , 2017 , Pages 45-52 ; 00262692 (ISSN)
  9. URL: https://linkinghub.elsevier.com/retrieve/pii/S0026269216303986