Loading...

Accurate estimation of leakage power variability in sub-micrometer CMOS circuits

Assare, O ; Sharif University of Technology | 2012

1151 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/DSD.2012.18
  3. Publisher: 2012
  4. Abstract:
  5. Leakage power has already become the major contributor to the total on-chip power consumption, rendering its estimation a necessary step in the IC design flow. The problem is further exacerbated with the increasing uncertainty in the manufacturing process known as process variability. We develop a method to estimate the variation of leakage power in the presence of both intra-die and inter-die process variability. Various complicating issues of leakage prediction such as spatial correlation of process parameters, the effect of different input states of gates on the leakage, and DIBL and stack effects are taken into account while we model the simultaneous variability of the two most critical process parameters, threshold voltage and effective channel length. Our subthreshold leakage current model is shown to fit closely on the HSPICE Monte Carlo simulation data with an average coefficient of determination (R 2) value of 0.9984 for all the cells of a standard library. We also demonstrate the adjustability of this model to wider ranges of variation and its extendability to future technology scalings. We show that our framework imposes little timing penalty on the system design flow and is applicable to real design cases. The procedures explained in this paper are part of VAREX, an academic variability modeling framework for estimation of the effect of process variation on power consumption and performance of Multiprocessor SoCs
  6. Keywords:
  7. Leakage Power Estimation ; Process Variation ; Variability ; Accurate estimation ; Adjustability ; CMOS circuits ; Coefficient of determination ; Critical process parameters ; Effective channel length ; Future technologies ; IC designs ; Input state ; Leakage power ; Manufacturing process ; Monte Carlo Simulation ; On chips ; Process parameters ; Process Variability ; Scalings ; Spatial correlations ; Stack effect ; Standard libraries ; Submicrometers ; Subthreshold leakage current ; System design flows ; Variability ; Variability modeling ; CMOS integrated circuits ; Estimation ; Monte Carlo methods ; Systems analysis ; Leakage currents
  8. Source: Proceedings - 15th Euromicro Conference on Digital System Design, DSD 2012 ; 2012 , Pages 18-25 ; 9780769547985 (ISBN)
  9. URL: http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6387010&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6387010