Loading...

Design of low power comparator-reduced hybrid ADC

Molaei, H ; Sharif University of Technology | 2018

403 Viewed
  1. Type of Document: Article
  2. DOI: 10.1016/j.mejo.2018.07.005
  3. Publisher: Elsevier Ltd , 2018
  4. Abstract:
  5. This paper presents a new low-power comparator-reduced hybrid ADC. The proposed ADC uses dynamic comparators to perform a high-speed low-power conversion. In order to reduce the offset and kickback noise effect of conventional dynamic comparators, a new low-kickback noise comparator with a high pre-amplifier gain is presented. Two 4bit and 8bit ADCs are designed and simulated in 0.18 μm CMOS technology with 1.8 v supply voltage. INL and DNL of 4bit ADC are less than 0.4LSB and 0.5LSB, respectively, while 8bit ADC obtains DNL and INL of 0.83LSB and 1.3LSB, respectively. With ENOB of 3.6bit and 7.2bit for 4bit and 8bit ADCs, the 4bit ADC consumes only 1.7 mW at the sampling rate of 400 Ms/s and the 8bit ADC consumes 4.6 mW at the 80 MS∕s. © 2018 Elsevier Ltd
  6. Keywords:
  7. Analog-to-digital converter ; Dynamic comparator ; Low power ; Reference voltage implementation ; Analog to digital conversion ; Comparator circuits ; Analog to digital converters ; Delay derivation ; Dynamic comparators ; Reference voltages ; Comparators (optical)
  8. Source: Microelectronics Journal ; Volume 79 , 2018 , Pages 79-90 ; 00262692 (ISSN)
  9. URL: https://www.sciencedirect.com/science/article/abs/pii/S0026269217309874