Loading...
Search for: field-programmable-gate-arrays--fpga
0.011 seconds
Total 167 records

    FPGA-Based Implementation of Deep Learning Accelerator with Concentration on Intrusion Detection Systems

    , M.Sc. Thesis Sharif University of Technology Fard, Ebrahim (Author) ; Jahangir, Amir Hossein (Supervisor)
    Abstract
    Intrusion Detection System (IDS) is an equipment destined to provide computer networks security. In recent years, Machine Learning and Deep Neural Network (DNN) methods have been considered as a way to detect new network attacks. Due to the huge amounts of calculations needed for these methods, there is a need for high performance and parallel or specific processors, such as Application Specific Integrated Circuit (ASIC), Graphical Processor Unit (GPU) and Field-Programmable Gate Array (FPGA). The latter seems more suitable than others due to its higher configurability and lesser power consumption. The goal of this study is the acceleration of a DNN-based IDS on FPGA. In this study, which is... 

    An RT-Level Low Power Design Technique for Digital Circuits Implemented on FPGAs

    , M.Sc. Thesis Sharif University of Technology Kazemi Najafabadi, Mehdi (Author) ; Ejlali, Alireza (Supervisor)
    Abstract
    RT-level techniques are one of the most important categories of techniques employed for decreasing power consumption in digital systems. These techniques are usually applied in the HDL description of the system, however some of them are applicable automatically by the synthesis tools. Some of the most commonly used RT-level techniques include Operand isolation, Clock gating, Concurrency & Redundancy, Pre-computation and Pipeline for low power. However these techniques have been mostly employed in ASIC designs, and FPGAs have scarcely been addressed. Application of these techniques on FPGAs might need special considerations, since resources on FPGAs are inherently different than their ASIC... 

    A Trusted Design Platform for Trojan Detection in FPGA Bitstreams Using Partial Reconfiguration

    , M.Sc. Thesis Sharif University of Technology Shekofteh, Nastaran (Author) ; Bayat-Sarmadi, Siavash (Supervisor)
    Abstract
    Hardware Trojans have emerged as a major concern for integrated circuits in recent years. As a result, detecting Trojans has become an important issue in critical applications, such as finance and health. In this work, a trusted platform for detecting Trojans in FPGA bitstreams is presented. The proposed methodology takes advantage of increased Trojan activation, caused by transition aware partitioning of the circuit, while it benefits partial reconfiguration feature of FPGAs to reduce area overhead. Simulation results, performed for the transition probability thresholds of 〖10〗^(-4) and 〖2×10〗^(-5), show that this method increases the ratio of the number of transitions in the Trojan... 

    Protein Interaction Prediction Through Efficient FPGA and GPU Implementation

    , M.Sc. Thesis Sharif University of Technology Dehghan Nayeri, Ali (Author) ; Koohi, Somayyeh (Supervisor)
    Abstract
    Alignment of genetic sequences is a fundamental part of genetic and bio-science. Alignment of DNA and protein sequences has an effective role in accelerating and simplifying problems in Bioinformatics like predicting protein interactions. Smith-Waterman algorithm is a precise algorithm for performing local alignment, suffering from computation complexity. There are some implementations on CPU, GPU, and FPGA platforms in order to reduce the run time of this algorithm. FPGA implementation is considered because of low power consumption and high degree of parallelism. With using pipeline and hardware redundancy techniques, various architectures have been proposed and implemented. In the best... 

    Implementing a Software-Defined-Network Firewall on FPGA

    , M.Sc. Thesis Sharif University of Technology Daneshmand, Arash (Author) ; Jahangir, Amir Hossein (Supervisor)
    Abstract
    Software defined networks are developed to provide programmability and a centralized view in networks by decoupling control plane from data plane. Software defined networks are now well received,and these networks are evolving every day. This is while more attention has been paid to widen the application of these networks and eliminating the shortcomings in their performance. On the other hand, in very large networks, the issue of efficiency and processing speed is of great importance. However, performance in these networks is not satisfactory, especially in single controller based SDN due to the complex processing of packets in a unique controller. Security needs are also of great... 

    Designing a 32-Bit Fault-Tolerant ALU Using EDAC

    , M.Sc. Thesis Sharif University of Technology (Author) ; Vosughi Vahdat, Bijan (Supervisor) ; Mortazavi, Mohammad (Supervisor)
    Abstract

    Reliable communication has become very crucial in the transmission applications. Hence, to design hardware to handle reliability is the most important part of communication. In this work, we propose a new secured ALU (Arithmetic and Logic Unit) against fault attacks that is used in ARM processor which can correct any 5-bit error in any position of 32-bit input registers of ALU. We also designed a BCH (Bose, Chaudhuri, and Hocquenghem) codec (encoder, decoder) using the prototyping FPGA. Further, in this thesis we designed (63, 36) the BCH encoding and decoding system to tolerate the 5-bit faults. The codec system and ALU system are based on using Verilog description language. Since... 

    Hardware Implementation of Spiking Neural Networks

    , M.Sc. Thesis Sharif University of Technology Taji, Hossein (Author) ; Shabany, Mahdi (Supervisor) ; Hashemi, Matin (Co-Supervisor)
    Abstract
    Spiking neural networks (SNNs) are third generation of neural networks. Similar to traditional neural networks, SNNs are comprised neurons. However, not only structure but also information processing is inspired by animal neural systems. SNNs can be called the most similar networks to animal neural systems. In such networks, the information is processed based on propagation of spike signals through the network. The type of data flow in these networks leads to being low-power when they are implemented on hardware. Therefore,there has been a upward trend in hardware implementation of them, like their FPGA implementations, for applications such as Big Data and Machine Learning. In this thesis,... 

    Hardware Implementation of Li-Fi System

    , M.Sc. Thesis Sharif University of Technology Sadeghi, Maryam (Author) ; Shabani, Mahdi (Supervisor) ; Kavehvash, Zahra (Co-Supervisor)
    Abstract
    Today, the “wireless” is used almost synonymously with radio-frequency (RF) technologies as a result of the wide-scale deployment and utilization of wireless RF devices and systems. The RF band ranges from 300 kHz to 300 GHz and its use is regulated by regional and international agencies. With the ever-growing popularity of data-heavy wireless communications, wireless products and services, the demand for RF spectrum is outstripping supply, which causes the spectrum congestion. Therefore, the time has come to seriously consider other viable options for wireless communication using the upper parts of the electromagnetic spectrum. In this way, the optical band which includes infrared, visible,... 

    Implementation of the Digital Part of DVB-T Protocol with Reduced Power and Area

    , M.Sc. Thesis Sharif University of Technology Mozafari, Hassan (Author) ; Hessabi, Shaahin (Supervisor) ; Sharifkhani, Mohammad (Supervisor)
    Abstract
    An implementation of Digital Section of a DVB-T receiver has been introduced in this research. Nowadays, low-power and area-efficient designs have proven their importance in IC design aspect, so many low-power and area efficient approaches have been considered in this implementation. This design has been segregated into independent blocks, and each of them has been designed respect to the design goals. After that, all these blocks linked together and a whole system design implemented in gate level, then downloaded into a FPGA (Field programmable Gate Array) to test the timing and functionality of implemented blocks. In this thesis, some innovations have been introduced. A new algorithm for... 

    Secure Implementation of Cryptographic Algorithms on FPGA

    , M.Sc. Thesis Sharif University of Technology Farzam, Mohammad-Hossein (Author) ; Bayat-Sarmadi, Siavash (Supervisor)
    Abstract
    Security of cryptographic devices lies amongst the most important issues in the field of hardware security. It is frequently seen that in the process of designing cryptographic systems insufficient attention is paid to the physical implementation details. This is happening while a lot of secret information is known to be leaked through side-channels such as power consumption, electromagnetic emission and execution time. Side-channel attacks are able to reveal secret keys by using these side-channel leakages. Additionally, side-channel attacks are one of the most powerful but low-cost attacks that put the security of cryptographic systems in vain. It can be claimed that the most dangerous... 

    RF Signal Sampling using Compress Sensing and its Implementation on FPGA

    , M.Sc. Thesis Sharif University of Technology Talebi Tabar Monfared, Homayoon (Author) ; Pezeshk, Amir Mansour (Supervisor)
    Abstract
    Analog-to-digital conversion and signal processing has been increasing due to its many advantages. So that mostly we prefer to convert signal from analog area to digital samples, then they are processed and finaly put the result signal at the system output. How ever because the restriction of the sampling rate, Prevent the spread of digital processing for the high-frequency signal (RF). In recent years, ADCs sampling rate rise up to several GHz (for example ADC with 4 GSPS and 12 bits for TI) that output of the these ADCs by powerful and fast FPGAs are processed but According to Shannon theorem band width of these ADCs is not desirable.the goal of this thesis uses of the compressed sensing... 

    Fault Tolerant AC/DC/AC Converters for Wind Energy Turbine with Doubly-Fed Induction Generator

    , Ph.D. Dissertation Sharif University of Technology Shahbazi, Mahmoud (Author) ; Zolghadri, Mohammad Reza (Supervisor) ; Saadate, Shahrokh (Supervisor)
    Abstract
    AC/DC/AC converters are widely being used in a variety of power applications. Continuity of service of these systems, as well as their reliability and performance are now of the major concerns. Indeed, the failure of the converter can lead to the total or partial loss of the control of the phase currents and can cause serious system malfunction or even shutdown. Thus, uncompensated faults can quickly endanger the system. Therefore, to prevent the spread of the fault to the other system components and to ensure continuity of service, fault tolerant converter topologies associated with quick and effective fault detection and compensation methods must be implemented. In this thesis, the... 

    High-Performance Architecture for Post-Quantum Cryptography Based on Elliptic Curve Isogeny

    , Ph.D. Dissertation Sharif University of Technology Farzam, Mohammad Hossein (Author) ; Bayat Sarmadi, Siavash (Supervisor)
    Abstract
    Public-key cryptography is vital to secure digital communication. The classic instances of these cryptosystems are insecure against large-scale quantum computers. As a result, post-quantum cryptography has emerged as a replacement, which includes different categories. Isogeny-based schemes are one of the promising candidates mainly because of their smaller public key length. Due to high computational cost of such schemes, efficient implementations are significantly important. In this thesis, we have presented various solutions at three different abstraction layers. At the lowest layer, which deals with modular arithmetic, two hardware architectures are presented to perform modular... 

    Reconfigurable Architecture For Cryptanalysis Applications

    , M.Sc. Thesis Sharif University of Technology Noshadravan, Mohammad Reza (Author) ; Jahangir, Amir Hossein (Supervisor)
    Abstract
    Nowadays, the significance of securing data and information is undeniable. Cryptography is being used to provide data security. In addition, cryptanalysis is required to evaluate the effectiveness of cryptography methods, and hence, it is an essential concept for securing data. In general, the cryptography functions shall be designed in a way to impose a high load of time-intensive operations to prevent an adversary from accessing the main data from the encrypted data. As a result, cryptography and cryptanalysis algorithms need high performance computations. So far, a number of methods have been proposed to support the required performance. These methods include: distributed computing and... 

    Feasibility Study of TMS (DSP-Core Base)and Xilinx FPGA for Speech Algorithm

    , M.Sc. Thesis Sharif University of Technology Sabouri, Peyman (Author) ; Mortazavi, Mohammad (Supervisor) ; Ghorshi, Mohammad Ali (Supervisor)
    Abstract
    Digital Signal Processing (DSP) is used in a wide range of applications such as high-definition TV, digital audio, multimedia, digital cameras, radar, sonar detectors, biomedical imaging, global positioning, digital radio, speech recognition and etc. These applications can be implemented by either DSP processors or FPGA technology. Digital Signal Processors are microprocessors specifically designed to handle Digital Signal Processing tasks. These devices have seen a tremendous growth in the last decade, finding use in everything from cellular telephones to advanced scientific instruments. On the other hand, the rise of FPGA in the signal processing realm could be assigned to hardware to... 

    Managing Shared Use of an FPGA-based Accelerator among Virtual Machines

    , M.Sc. Thesis Sharif University of Technology Nasiri, Hamid (Author) ; Goudarzi, Maziar (Supervisor)
    Abstract
    Using accelerators inside high speed servers can reduce execution time of applications and total power usage of the system. Sharing accelerator between virtual machines of a server decrease both cost and power, however it won’t provide the gained speedup of using dedicated accelerator for each virtual machines. Creation of an appropriate set of accelerators required for virtual machines, management of accesses to the accelerator, prioritizing and scheduling of requests and reconfiguration type of accelerator are the most important challenges that this project has been dealt with. The main objective of this project is implementing the necessary infrastructure to share an FPGA-based... 

    System Level Modeling and Optimization of Accelerator-CPU Communication in Data Centers

    , M.Sc. Thesis Sharif University of Technology Haji Ali Khamseh, Amir (Author) ; Goudarzi, Maziar (Supervisor)
    Abstract
    Due to the data centers rapid growth and introduction of a new basic type of massive data processing platforms which requires accelerators to speedup computation and enhance the efficiency and reduce power consumption, using accelerators is inevitable. Communication and data transfer time between software and hardware is the most of time spent on the use of accelerators. By optimizing this part of the hardware / software platform, we have achieved substantial results in this area. The aim of our study is to organize a survey of real accelerator characteristics. To figure out its defects and main drawbacks, in addition to improving the overall efficiency of system. The implementation of... 

    Dynamics Identification and Control of Robotic Aerial Vehicles Based on Modeling of DSP and FPGA Integrated Circuits with Emphasis on Multicopters

    , M.Sc. Thesis Sharif University of Technology Samadzadeh, Ardalan (Author) ; Banazadeh, Afshin (Supervisor) ; Pourtakdoust, Hossein (Co-Supervisor)
    Abstract
    One of the steps toward applying artificial intelligence in the field of unmanned aerial vehicles, as they are extending is the development of the controller unit and expansion of the basis of its implementation. In the beginning, one of the targets of this research is to offer an intelligent controller that utilizes an RBF neural network. Second, in order to physical parameters estimation in case of real-time system identification, an Augmented Extended Kalman Filter (AEKF) has been purposed which is capable of filtering the noise of sensors in addition to estimate some of the physical parameters. Furthermore, to check the generalization ability of the structure, three different cases of... 

    Design of Fault Tolerant Processor for Implementation on SRAM Based FPGAs

    , M.Sc. Thesis Sharif University of Technology Ghaderi, Zana (Author) ; Miremadi, Ghasem (Supervisor)
    Abstract
    Vulnerability of SRAM-based FPGAs to soft errors signals the importance of applying fault-tolerant methods in FPGAs used in safety-critical applications. Previous methods to protect SRAM-based FPGAs impose significant area and power overheads. Additionally, they suffer from susceptibility of configuration bits to Single Event-Multiple Upsets (SEMU). This thesis presents a Highly Available Fault-Tolerant Architecture (HAFTA) to protect SRAM-based FPGA designs against SEMUs in both configuration and user bits. In HAFTA, the entire design is duplicated and the main and replica flip-flops are compared at each clock cycle to detect any possible mismatch. To save the latest correct state of the... 

    Design of FPGA Cluster Platform For Cryptanalysis Applications

    , M.Sc. Thesis Sharif University of Technology Hosseini, Hamid Reza (Author) ; Jahangir, Amir Hossein (Supervisor)
    Abstract
    Daily improvements in technology and exchanging important information via internet and connection networks make data and connection security a significant problem. Cryptology is the branch of knowledge which concerns secret communications in all of its aspects. Two major areas of cryptology are cryptography and cryptanalysis. Cryptography is a branch of cryptology concerned with protecting communications from being read by unauthorized people.
    Cryptologists design and create algorithms to improve cryptography along with finding methods to crack those algorithms. Cryptanalysis is a branch of cryptology concerned with cracking the cryptographic systems used by others.
    Cryptographic...