Loading...

CNTFET full-adders for energy-efficient arithmetic applications

Grailoo, M ; Sharif University of Technology

1195 Viewed
  1. Type of Document: Article
  2. DOI: 10.1109/ICCCNT.2015.7395198
  3. Publisher: Institute of Electrical and Electronics Engineers Inc
  4. Abstract:
  5. In this paper, we present two energy-efficient full adders (FAs) which are a crucial building block of nano arithmetic logic units (nano-ALUs) with the Cell Design Methodology (CDM). Since the most suitable design configuration for CNT-based ICs is pass transistor configuration (PTL), CDM which properly benefits from PTL advantages is utilized. So the designs herewith take full advantages of simplicity, fewer transistors and better immunity against threshold voltage fluctuations of the PTL than the CCMOS configuration. CDM also resolves two problems of PTL by employing elegant mechanisms which are threshold voltage drop and loss of gain. Using the amend mechanisms and SEA sizing algorithm for CNTFETs, the proposed circuits enjoy full swing in all outputs and internal nodes, structural symmetry, reduced power-delay product (PDP) and energy-delay product (EDP), fairly balanced outputs and high driving capability. The state of the art includes both bulk CMOS and CNTFET technologies. The simulation results exhibit an average PDP and EDP improvement of 9-98% and 55-99% respectively compared with the referenced FAs. All HSPICE simulations were performed on 32nm CNTFET and CMOS process technologies
  6. Keywords:
  7. CMOS-based carbon nanotube ; CNT-based pass transistors ; Low-power high-speed arithmetic circuits ; Adders ; Carbon ; Carbon nanotube field effect transistors ; Carbon nanotubes ; CMOS integrated circuits ; Computation theory ; Delay circuits ; Integrated circuit design ; Logic circuits ; Low power electronics ; Reconfigurable hardware ; Threshold voltage ; Yarn ; Arithmetic logic unit ; CMOS process technology ; Design configurations ; Energy delay product ; Full adders ; High-speed arithmetic ; Pass transistors ; Threshold voltage fluctuations ; Energy efficiency
  8. Source: 6th International Conference on Computing, Communications and Networking Technologies, 13 July 2015 through 15 July 2015 ; 2015 ; 9781479979844 (ISBN)
  9. URL: http://ieeexplore.ieee.org/document/7395198